NDLI: Crosstalk noise determination for non-identical lines

Content Provider	IEEE Xplore Digital Library
Author	Deschacht, D. Quere, Y.
Copyright Year	2009
Description	Author affiliation: Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier LIRMM Université Montpellier II - CNRS - 161 rue Ada, 34392 Montpellier Cedex 5, France (Deschacht, D.) \|\| Lab-STICC, Université Bretagne occidentale - CNRS 6 Avenue le Gorgeu, BP809, 29285 Brest Cedex, France (Quere, Y.)
Abstract	VLSI circuits signal integrity is an emerging concern in high performance integrated circuits. We proposed once an analytical expression to calculate the noise amplitude of a two coupled-line RLC interconnects network; this expression being derived from an analytical transmission line model based on the modes propagating through it. However, this expression supposed a perfect symmetry between both the two coupled lines. When system is dissymmetrical, crosstalk amplitude cannot be evaluated in function of the propagation modes anymore. In this paper, a relation permitting to calculate the noise amplitude of such systems is exposed when the dissymmetry results from different lines geometries. It is described depending on a lines width dissymmetrical factor, the amplitude determined when the system is completely symmetrical; results showing an excellent agreement with SPICE simulations.
Starting Page	28
Ending Page	32
File Size	336973
Page Count	5
File Format	PDF
ISBN	9781424443208
DOI	10.1109/DTIS.2009.4938018
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-06
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk RLC circuits Integrated circuit interconnections Very large scale integration Noise level Geometry Analytical models signal integrity Distributed parameter circuits crosstalk Integrated circuit noise Coupling circuits VLSI interconnects
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analytical crosstalk noise and its induced-delay estimation for distributed RLC interconnects under ramp excitation

Analytical crosstalk model with inductive coupling in VLSI interconnects

RLC crosstalk calculation with dissymmetrical attacks

Analytical Expressions for Capacitive and Inductive Coupling

Signal integrity analysis and optimization of VLSI interconnects using neural network models

Crosstalk avoidance and error-correction coding for coupled RLC interconnects

Regeneration techniques for RLC VLSI interconnects

Multiple Scales Method in VLSI Interconnects Threshold Crossing Time Calculation

Additivity of capacitive and inductive coupling in submicronic interconnects

Crosstalk noise determination for non-identical lines

Similar Documents

Analytical crosstalk noise and its induced-delay estimation for distributed RLC interconnects under ramp excitation

Analytical crosstalk model with inductive coupling in VLSI interconnects

RLC crosstalk calculation with dissymmetrical attacks

Analytical Expressions for Capacitive and Inductive Coupling

Signal integrity analysis and optimization of VLSI interconnects using neural network models

Crosstalk avoidance and error-correction coding for coupled RLC interconnects

Regeneration techniques for RLC VLSI interconnects

Multiple Scales Method in VLSI Interconnects Threshold Crossing Time Calculation

Additivity of capacitive and inductive coupling in submicronic interconnects

Crosstalk noise determination for non-identical lines