NDLI: Modeling of pixel sensors for image systems with VHDL-AMS

Content Provider	IEEE Xplore Digital Library
Author	Dadouche, F. Pinna, A. Ganfla, P. Alexamlr, A.
Copyright Year	2006
Description	Author affiliation: Lab. des Instrum. et Syst., Univ. Pierre et Marie Curie, Paris (Dadouche, F.; Pinna, A.; Ganfla, P.; Alexamlr, A.)
Abstract	The design of mixed signal systems on chip is in a continuous growth these last few years. So the technical progress for systems integration allows the implementation of millions of active or passive pixel sensors (APS or PPS) on a same chip in order to define image matrix (system on chip). It has become crucial for the design of these systems to accurately predict their behavior prior to manufacture. Now the emergence of standard description languages as VHDL-AMS offers an effective and efficient way to describe these multiple domain and mixed-signal electronic systems. The aim of this work is the modeling of pixel sensors (APS and PPS), basic cells of CMOS image systems. Pixel sensors are composed of photodetectors for photogeneration of current and photocircuit for conversion and/or pre amplification of this current. PPS are usually associated to an operational amplifier (OPA). So in this paper the authors present models for each one of these parts and we instantiate them to simulate PPS and APS cells
Starting Page	289
Ending Page	293
File Size	303576
Page Count	5
File Format	PDF
ISBN	0780397266
DOI	10.1109/DTIS.2006.1708653
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-05
Publisher Place	Tunisia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Image sensors Semiconductor device modeling Image converters CMOS image sensors Sensor systems Photodetectors Manufacturing System-on-a-chip Pixel Signal design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in