NDLI: An equilibrium partitioning method for multicast traffic in 3D NoC architecture

Content Provider	IEEE Xplore Digital Library
Author	Lin Wei Lei Zhou
Copyright Year	2015
Description	Author affiliation: Sch. of Inf. Eng., Yangzhou Univ., Yangzhou, China (Lin Wei; Lei Zhou)
Abstract	Recently, three-dimensional Network-on-Chip (3D NoC) has been a promising transmission architecture for the communication requirement in Multiprocessor system-on-chips (MPSoCs) due to its capability of providing better scalability and higher throughput. The mode of information transmission in the network has significant impact on the overall system performance. Multicast routing can take advantage of the inherent parallelization offered by the MPSoCs to communicate the messages efficiently. However, the transmission latency is a bottleneck that has become a barrier to improve the performance. In this paper, to reduce the total transmission latency in the network, we propose an equilibrium partitioning method, which can obtain a tradeoff between the startup latency and the network latency to reduce the total transmission latency. The experiment results demonstrate that the proposed method can reduce the average latency by 18.3% at most than the previous recursive partitioning (RP) method, when the architecture is 16× 16× 3 mesh and the packet size is 15 flits. In addition, the scalability of the equilibrium partitioning method is better than the contrastive method.
Starting Page	128
Ending Page	133
File Size	731340
Page Count	6
File Format	PDF
ISSN	23248440
e-ISBN	9781467391405
DOI	10.1109/VLSI-SoC.2015.7314404
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-10-05
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Three-dimensional displays Scalability DH-HEMTs System recovery multicast transmission latency Routing partitioning method Partitioning algorithms Topology Three-dimensional Network-on-Chip (3D NoC) multicast
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and exploration of routing methods for NoC-based multicore systems

A New Recursive Partitioning Multicast Routing Algorithm for 3D Network-on-Chip

A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing

Characterizing Traffic Locality in 3D NoC-Based CMPs Using a Path-Based Partitioning Method

Partitioning methods for unicast/multicast traffic in 3D NoC architecture

FPGA implementation of low latency routing algorithm for 3D Network on Chip

Towards balanced traffic distribution in NoCs using a highly adaptive path-based routing algorithm

Performance analysis of cluster based 3D routing algorithms for NoC

Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-Dimensional Network-on-Chips

An equilibrium partitioning method for multicast traffic in 3D NoC architecture

Similar Documents

Design and exploration of routing methods for NoC-based multicore systems

A New Recursive Partitioning Multicast Routing Algorithm for 3D Network-on-Chip

A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing

Characterizing Traffic Locality in 3D NoC-Based CMPs Using a Path-Based Partitioning Method

Partitioning methods for unicast/multicast traffic in 3D NoC architecture

FPGA implementation of low latency routing algorithm for 3D Network on Chip

Towards balanced traffic distribution in NoCs using a highly adaptive path-based routing algorithm

Performance analysis of cluster based 3D routing algorithms for NoC

Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-Dimensional Network-on-Chips

An equilibrium partitioning method for multicast traffic in 3D NoC architecture