NDLI: A Delay Measurement Technique Using Signature Registers

Content Provider	IEEE Xplore Digital Library
Author	Katoh, K. Tanabe, T. Zahidul, H.M. Namba, K. Ito, H.
Copyright Year	2009
Abstract	This paper proposes a delay measurement technique using signature registers, and a scan design for delay measurement utilizing the proposed delay measurement technique to detect small-delay defects. The delay of circuits can be measured with the scan design with lower area, smaller data volume, and shorter measurement time than with the conventional scan design for delay measurement. Accordingly, the small-delay defects outside the range of the normal-distributed delay are detected with lower cost. Evaluation with 0.18μm process shows that the area overhead of the proposed scan design is 32.2% smaller than that of the conventional method. The measurement time and the data volume for the measurement are reduced 66.7% and 66.0% compared with the conventional method, respectively.
Starting Page	157
Ending Page	162
File Size	431837
Page Count	6
File Format	PDF
ISBN	9780769538648
ISSN	10817735
DOI	10.1109/ATS.2009.54
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-23
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Measurement techniques Testing Clocks Time measurement Volume measurement Semiconductor device measurement Delay effects Area measurement Circuit faults Frequency small-delay defects signature register delay measurement scan design path delay fault
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection

Fastpath: a path-delay test generator for standard scan designs

A low-area and short-time scan-based embedded delay measurement using signature registers

On path selection for delay fault testing considering operating conditions [logic IC testing]

AC-Plus Scan Methodology for Small Delay Testing and Characterization

Minimizing testing time in scan-path architecture

Scan-based delay measurement technique using signature registers.

Avoiding Crosstalk Influence on Interconnect Delay Fault Testing

A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing

A Delay Measurement Technique Using Signature Registers

Similar Documents

An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection

Fastpath: a path-delay test generator for standard scan designs

A low-area and short-time scan-based embedded delay measurement using signature registers

On path selection for delay fault testing considering operating conditions [logic IC testing]

AC-Plus Scan Methodology for Small Delay Testing and Characterization

Minimizing testing time in scan-path architecture

Scan-based delay measurement technique using signature registers.

Avoiding Crosstalk Influence on Interconnect Delay Fault Testing

A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing

A Delay Measurement Technique Using Signature Registers