NDLI: Multiple-Core under Test Architecture for HOY Wireless Testing Platform

Content Provider	IEEE Xplore Digital Library
Author	Sung-Yu Chen Ying-Yen Chen Chun-Yu Yang Jing-Jia Liou
Copyright Year	2009
Abstract	Test integration for heterogeneous cores under test has been a challenging problem in a system-on-chip (SoC) design. To integrate heterogeneous cores under test, the test wrapper should be capable of dealing with multiple-clock domain problems, at-speed testing problems, test power problems, etc. In this paper, we propose an alternative wrapper architecture that supports multiple clock domains, and therefore test operations can run (test) at system speed. Since each CUT has very different requirements, the test wrapper unavoidably needs to be re-designed for a new CUT. In order to reduce the manual effort, we propose to automatically generate test wrappers and the corresponding test programs based on the given configuration and test description for each CUT. We adopted the IEEE 1450.6 standard, a.k.a. Core Test Language (CTL), as the test description language in this work. Through the process, circuits can be tested with low overheads, and minimal intervention from designers will be required. We have successfully integrated a test wrapper generated by using our tool into a test chip which includes a Memory BIST and a Logic BIST and tapped out the chip in TSMC 0.18$\mu$m technology. The experiments showed that the area overhead of proposed architecture is only 0.02\% of chip area in the chip.
Starting Page	275
Ending Page	280
File Size	1579295
Page Count	6
File Format	PDF
ISBN	9780769538648
ISSN	10817735
DOI	10.1109/ATS.2009.43
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-23
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing System testing Automatic testing Logic testing Integrated circuit testing Master-slave Automation System-on-a-chip Integrated circuit synthesis Clocks wireless test system Automatic test equipment (ATE) test wrapper synthesis test program generation Core Test Language (CTL) Design for Test (DfT) technique
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic Test Wrapper Synthesis for a Wireless ATE Platform

Circuit design for full scan ATPG

Next Generation Test Generator (NGTG) interface to Automatic Test Equipment (ATE) for digital circuits

FOGBUSTER: an efficient algorithm for sequential test generation

Data compression for system-on-chip testing using ATE

Efficient modular testing of SoCs using dual-speed TAM architectures

Logic design for on-chip test clock generation - implementation details and impact on delay test quality

SoCECT: System on Chip Embedded Core Test

Integrated test data decompression and core wrapper design for low-cost system-on-a-chip testing

Multiple-Core under Test Architecture for HOY Wireless Testing Platform

Similar Documents

Automatic Test Wrapper Synthesis for a Wireless ATE Platform

Circuit design for full scan ATPG

Next Generation Test Generator (NGTG) interface to Automatic Test Equipment (ATE) for digital circuits

FOGBUSTER: an efficient algorithm for sequential test generation

Data compression for system-on-chip testing using ATE

Efficient modular testing of SoCs using dual-speed TAM architectures

Logic design for on-chip test clock generation - implementation details and impact on delay test quality

SoCECT: System on Chip Embedded Core Test

Integrated test data decompression and core wrapper design for low-cost system-on-a-chip testing

Multiple-Core under Test Architecture for HOY Wireless Testing Platform