NDLI: Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs

Content Provider	IEEE Xplore Digital Library
Author	Buttrick, M. Kundu, S.
Copyright Year	2011
Abstract	Vertical stacking of integrated circuits has figured prominently in the International Technology Roadmap of Semiconductors. 3D ICs reduce global interconnect lengths, allow mixed technologies including DRAM and Flash, enables silicon reuse, and delivers power, performance and cost benefits. However, die-stacking requires inter-die interconnects known as through silicon vias (TSVs) that tend to be limited in number due to manufacturing and reliability concerns. This limitation constrains partitioning at the system level, affects routing area used by TSVs, and diminishes the benefit of vertical stacking. Here we present a means to increase the effective number of inter-die connections in 3D integrated circuits to mitigate such limitations. In the proposed solution, two signals originating in one die are multiplexed by the system clock and recovered by a combination of positive and negative edge-triggered flip-flops on the destination die. Also proposed is an extension where the signals need not originate on the same die. This method of multiplexing TSVs allows for the doubling of inter-die connections with very little area overhead or intrinsic performance overhead. Results show that this simple scheme unlocks the full potential of 3D in many designs which would not have been possible otherwise.
Starting Page	194
Ending Page	199
File Size	284066
Page Count	6
File Format	PDF
ISBN	9781457708039
ISSN	21592477
DOI	10.1109/ISVLSI.2011.27
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Through-silicon vias Multiplexing Three dimensional displays Flip-flops Routing TSV utilization 3D ICs design partitioning dual-edge triggering multiplexing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Whitespace-aware TSV arrangement in 3D clock tree synthesis

Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias

Lasio 3D NoC vertical links serialization: Evaluation of latency and buffer occupancy

TSV-aware analytical placement for 3D IC designs

Gated low-power clock tree synthesis for 3D-ICs

A Graph-Based 3D IC Partitioning Technique

Repairing of faulty TSVs using available number of multiplexers in 3D ICs

Compact lumped element model for TSV in 3D-ICs

Layout effects in fine grain 3D integrated regular microprocessor blocks

Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs

Similar Documents

Whitespace-aware TSV arrangement in 3D clock tree synthesis

Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias

Lasio 3D NoC vertical links serialization: Evaluation of latency and buffer occupancy

TSV-aware analytical placement for 3D IC designs

Gated low-power clock tree synthesis for 3D-ICs

A Graph-Based 3D IC Partitioning Technique

Repairing of faulty TSVs using available number of multiplexers in 3D ICs

Compact lumped element model for TSV in 3D-ICs

Layout effects in fine grain 3D integrated regular microprocessor blocks

Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs