NDLI: Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Yaoyao Ye Jiang Xu Xiaowen Wu Wei Zhang Xuan Wang Nikdast, M. Zhehui Wang Weichen Liu
Copyright Year	2011
Abstract	The performance of multiprocessor systems, such as chip multiprocessors (CMPs), is determined not only by the performance of their processors, but also by how efficiently they collaborate with one another. It is the communication architectures which determine the collaboration efficiency on the hardware side. Optical networks-on-chip (ONoCs) are emerging communication architectures that can potentially offer ultra-high communication bandwidth and low latency to multiprocessor systems. Thermal sensitivity is an intrinsic characteristic of photonic devices used by ONoCs as well as a potential issue. For the first time, this paper systematically modeled and quantitatively analyzed the thermal effects in ONoCs and their impacts. We presented an analytical ONoC thermal model, and show that on-chip temperature fluctuations can dramatically reduce the worst-case ONoC power efficiency. For instance, the power efficiency of an ONoC will drop to about 5pJ/bit when chip temperature reaches 85oC. We revealed three important factors regarding ONoC power efficiency under temperature variations, and found the optimal initial device conditions to minimize thermal impacts. The impacts of the thermal effects on the ONoC power consumption under different chip temperatures, device characteristics, and ONoC configurations are quantitatively analyzed. The findings in this paper can help support the further development of this emerging technology.
Starting Page	254
Ending Page	259
File Size	759961
Page Count	6
File Format	PDF
ISBN	9781457708039
ISSN	21592477
DOI	10.1109/ISVLSI.2011.38
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical waveguides Optical switches Optical receivers Optical transmitters Vertical cavity surface emitting lasers Optical sensors Optical fiber communication temperature sensitivity optical network-on-chip thermal effect
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in