NDLI: Synthesis of Analog IC Building Blocks

Content Provider	IEEE Xplore Digital Library
Author	Agarwal, A. Shekhar, C.
Copyright Year	2011
Abstract	A new methodology based on the concept of performance based figure of merit, has been proposed for synthesizing optimal performance differential input-stage amplifiers and second stage amplifier under the constraints of area. This concept has been validated with examples both at low and medium frequencies. The proposed figures of merit proposed for different structures and in different frequency domains peak at certain values of relative area allocation to the input transistors in the range of 62 % to 92 % of the available area. The peak achievable value of the figure of merit is a function of both area and power. It is observed that the performance parameters, i.e. differential dc voltage gain, unity-gain bandwidth and input-referred noise achieved at peak figure of merit are very close to their best individually achievable values. Using this concept, a CAD tool has been developed in C/C++, for the synthesis of differential amplifiers and tested for 2400 design-syntheses with varying dc power, differential dc voltage gain, unity-gain bandwidth and input-referred noise. The synthesized circuits are mainly governed by power and noise. At a constant power, area required increases exponentially with the requirement of reduced input-referred noise. Area requirement can also be reduced at the cost of increased power consumption for the same input-referred noise. Hence, a clear Area -- Power tradeoff is seen in the synthesized designs.
Starting Page	361
Ending Page	362
File Size	314949
Page Count	2
File Format	PDF
ISBN	9781457708039
ISSN	21592477
DOI	10.1109/ISVLSI.2011.37
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Transistors Design automation Bandwidth Differential amplifiers Resource management Integrated circuits Low Noise Analog Circuit Synthesis Input-Stage Differential Amplifier
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in