NDLI: Design and analysis of ring oscillator based Design-for-Trust technique

Content Provider	IEEE Xplore Digital Library
Author	Rajendran, J. Jyothi, V. Sinanoglu, O. Karri, R.
Copyright Year	2011
Description	Author affiliation: Computer Eng. Department, New York University, Abu Dhabi, USA (Sinanoglu, O.) \|\| ECE Department, Polytechnic Institute of New York University, USA (Rajendran, J.; Jyothi, V.; Karri, R.)
Abstract	Due to the increasing opportunities for malicious inclusions in hardware, Design-for-Trust (DFTr) is emerging as an important IC design methodology. In order to incorporate the DFTr techniques into the IC development cycle, they have to be practical in terms of their Trojan detection capabilities, hardware overhead, and test cost. We propose a non-invasive DFTr technique, which can detect Trojans in the presence of process variations and measurement errors. This technique can detect Trojans that are inserted in all or a subset of the ICs. It is applicable to both ASICs and FPGA implementations. Circuit paths in a design are reconfigured into ring $oscillators^{1}$ (ROs) by adding a small amount of logic. Trojans are detected by observing the changes in the frequency of the ROs. An algorithm is provided to secure all the gates, while reducing the hardware overhead. We analyzed the coverage, area and test time overhead of the proposed DFTr technique. To demonstrate its effectiveness in the real world, the proposed technique had been validated by a red-team blue-team approach.
Starting Page	105
Ending Page	110
File Size	2038635
Page Count	6
File Format	PDF
ISBN	9781612846576
ISSN	10930167
e-ISBN	9781612846569
DOI	10.1109/VTS.2011.5783766
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Trojan horses Integrated circuits Semiconductor device measurement Hardware Delay Fabrication Power measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time trust evaluation in integrated circuits

Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC

RON: An on-chip ring oscillator network for hardware Trojan detection

Facilitating side channel analysis by obfuscation for Hardware Trojan detection

Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis

Assessment of NAND based ring oscillator for hardware Trojan detection

Hardware Trojan Attacks: Threat Analysis and Countermeasures

TeSR: A robust Temporal Self-Referencing approach for Hardware Trojan detection

Efficient Trojan Detection via Calibration of Process Variations

Design and analysis of ring oscillator based Design-for-Trust technique

Similar Documents

Real-time trust evaluation in integrated circuits

Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC

RON: An on-chip ring oscillator network for hardware Trojan detection

Facilitating side channel analysis by obfuscation for Hardware Trojan detection

Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis

Assessment of NAND based ring oscillator for hardware Trojan detection

Hardware Trojan Attacks: Threat Analysis and Countermeasures

TeSR: A robust Temporal Self-Referencing approach for Hardware Trojan detection

Efficient Trojan Detection via Calibration of Process Variations

Design and analysis of ring oscillator based Design-for-Trust technique