NDLI: Using Clock-Vdd to Test and Diagnose the Power-Switch in Power-Gating Circuit

Content Provider	IEEE Xplore Digital Library
Author	Hsiang-Hui Huang Ching-Hwa Cheng
Copyright Year	2007
Description	Author affiliation: Dept. of Electron. Eng., Feng-Chia Univ., Taichung (Hsiang-Hui Huang; Ching-Hwa Cheng)
Abstract	Power-gate is a well-known technology used to decrease static (leakage) power consumption in low-power circuit currently. Several PMOS transistors are used as power switches (p-switches) to control the power source within the power-gating circuit. The p-switches are attached between the Vdd and the virtual Vdd power rail which served as the power source of circuit. The system of power management unit will turn off the power supply of the idle core by switching off the p-switches. As we know, the performance of a circuit depends on whether the supplied current is sufficient or not, and it relies on how much the channel width of p-switches could turn on simultaneously. Some defects will make the p-switches channel width diminished. The phenomenon of reducing channel width will not only affect the circuit performance but also cause chip reliability degrades because the current flow of p-switches overloaded. Therefore, it is important to diagnose/test the failed/defective p-switches. In this paper, the proposed CKVdd technique could easily identify the performance degradation caused by the failed/defective p-switches within the power-gating circuit.
Starting Page	110
Ending Page	118
File Size	1132112
Page Count	9
File Format	PDF
ISBN	0769528120
ISSN	10930167
DOI	10.1109/VTS.2007.85
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Clocks Degradation Energy consumption MOSFETs Rails Energy management Power system management Power supplies Current supplies
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Capture power reduction using clock gating aware test generation

IC test using the energy consumption ratio

Sense amplifier power and delay characterization for operation under low-Vdd and low-voltage clock swing

Improve clock gating through power-optimal enable function selection

CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing

Dynamic fault test and diagnosis in digital systems using multiple clock schemes and multi-VDD test

The influence of clock-gating on NBTI-induced delay degradation

On Optimality of Adiabatic Switching in MOS Energy-Recovery Circuit

A low-swing clock double-edge triggered flip-flop

Using Clock-Vdd to Test and Diagnose the Power-Switch in Power-Gating Circuit

Similar Documents

Capture power reduction using clock gating aware test generation

IC test using the energy consumption ratio

Sense amplifier power and delay characterization for operation under low-Vdd and low-voltage clock swing

Improve clock gating through power-optimal enable function selection

CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing

Dynamic fault test and diagnosis in digital systems using multiple clock schemes and multi-VDD test

The influence of clock-gating on NBTI-induced delay degradation

On Optimality of Adiabatic Switching in MOS Energy-Recovery Circuit

A low-swing clock double-edge triggered flip-flop

Using Clock-Vdd to Test and Diagnose the Power-Switch in Power-Gating Circuit