NDLI: High speed integrated A to D converters

Content Provider	IEEE Xplore Digital Library
Author	Jespers, P.
Copyright Year	2004
Description	Author affiliation: Univ. Catholique de Louvain, Belgium (Jespers, P.)
Abstract	This article deals about high speed integrated A to D converters. Flash converters achieve A to D conversion in a single clock cycle. They are fast devices by essence but area and power consumption increase exponentially with numbers of bits. Nine to ten-bit converters require large transistor sizes in order to cope with narrow offset tolerances of the comparators. Five to six bit resolution full-flash converters are more customary. Multistep converters take advantage of low-resolution flash devices. Full-flash converters is known as folding converters. The number of comparators is smaller than with full-flash devices to interpolation techniques. A 10-bit CMOS converter with a sample rate of 50 MS/s and 240mW power consumption has been reported.
Sponsorship	VLSI Soc. of India Minist. of Inf. and Commun. Technol., Gov. of India IEEE Electron Devices Soc. IEEE Circuits and Syst. Soc. Tata Consultancy Services Texas Instruments Inc. Nat. Semiconductor Intel Synopsys Cypress Semiconductor Corp. Infineon Technol. Cadence Conexant
File Size	224405
File Format	PDF
ISBN	0769520723
DOI	10.1109/ICVD.2004.1260898
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-01-09
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Operational amplifiers Sampling methods Signal generators Clocks Signal resolution Quantization Noise generators Concatenated codes Pipeline processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in