NDLI: Theory and application of GF(2/sup p/) cellular automata as on-chip test pattern generator

Content Provider	IEEE Xplore Digital Library
Author	Sikdar, B.K. Paul, K. Biswas, G.P. Boppana, V. Yang, C. Mukherjee, S. Chaudhuri, P.P.
Copyright Year	2000
Description	Author affiliation: Dept. of Comput. Sci. & Technol., Bengal Eng. Coll. (D.U.), West Bengal, India (Sikdar, B.K.)
Abstract	This paper sets a new direction for test solution of VLSI circuits. The solution is based on the theory of extension field-that is, extension of finite field commonly referred to as Galois field (GF). The GF(2) with the set {0,1} traditionally employed in the digital domain has been extended in the present work to GF(2/sup p/) with elements from the set {0,1,2,...,2/sup p-1/}. The conventional on-chip LFSR/cellular automata (CA) based test pattern generators built around GF(2) elements have been replaced with the cellular structure of CF(2/sup p/) CA. The inter-cell connections and the value of p of a regular, modular and cascadable structure of GF(2/sup p/) CA can be tuned to maximize the fault coverage in a CUT (circuit under test). Availability of RTL/functional description of the CUT leads to a better tuning. The fault coverage figures obtained with GF(2/sup p/) CA based test pattern generator on the benchmark circuits and a few commercial circuits can be found to be significantly better than the best results reported so far with LFSR, GLFSR or GF(2) CA. The small set of uncovered faults can be handled with the introduction of a limited number of observation and test points. Area overhead for CATPG can be significantly reduced through the scheme of folding introduced in this paper.
Starting Page	556
Ending Page	561
File Size	284921
Page Count	6
File Format	PDF
ISBN	0769504876
ISSN	10639667
DOI	10.1109/ICVD.2000.812666
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-01-03
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Test pattern generators Built-in self-test Circuit testing Circuit faults Automatic testing Galois fields Benchmark testing Algebra Polynomials Computer science
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hierarchical cellular automata as an on-chip test pattern generator

Additive cellular automata as an on-chip test pattern generator

Low-power test pattern generator design for BIST via non-uniform cellular automata

Cellular automata for deterministic sequential test pattern generation

GF(2/sup p/) cellular automata as a built in self test structure

Modified Geffe Test Pattern Generator for Built-in Self-test

Constant Function Independent Test Set for Fault Detection in Bit Parallel Multipliers in GF(2^m)

Test pattern generator modification method for BIST

A deterministic built-in self-test generator based on cellular automata structures

Theory and application of GF(2/sup p/) cellular automata as on-chip test pattern generator

Similar Documents

Hierarchical cellular automata as an on-chip test pattern generator

Additive cellular automata as an on-chip test pattern generator

Low-power test pattern generator design for BIST via non-uniform cellular automata

Cellular automata for deterministic sequential test pattern generation

GF(2/sup p/) cellular automata as a built in self test structure

Modified Geffe Test Pattern Generator for Built-in Self-test

Constant Function Independent Test Set for Fault Detection in Bit Parallel Multipliers in GF(2^m)

Test pattern generator modification method for BIST

A deterministic built-in self-test generator based on cellular automata structures

Theory and application of GF(2/sup p/) cellular automata as on-chip test pattern generator