NDLI: Modelling VHDL in multiclock ESTEREL

Content Provider	IEEE Xplore Digital Library
Author	Rajan, B. Shyamasundar, R.K.
Copyright Year	2000
Description	Author affiliation: Tata Inst. of Fundamental Res., Bombay, India (Rajan, B.)
Abstract	The introduction of HDLs (hardware description languages) have made a significant contribution to VLSI circuit design. While these languages are well suited to describe circuits in great detail, they are found wanting when attempting formal verification of circuits. One of the drawbacks lies in the lack of formal models of semantics. VHDL, with a wide variety of tools available to carry out circuit simulations, is the de facto standard used in VLSI design. On the other hand, the family of synchronous languages has been well studied for the design and synthesis of provably correct reactive systems. Thus, it behooves one to explore the possibility of interfacing languages such as VHDL with synchronous programming languages to handle higher levels of abstraction in circuit design with assured correctness. In this paper, we show how the paradigm of multiclock ESTEREL provides a framework for the design of multi-clocked systems and asynchronous systems. Multiclock ESTEREL can be used for modeling in conjunction with VHDL to enable formal verification of circuit behavior. We also show that multiclock ESTEREL captures the VHDL timing model succinctly. Multiclock ESTEREL can be used either in conjunction with VHDL or as a replacement depending on the requirements at hand. When used in conjunction, Multiclock ESTEREL can be used to describe circuits at higher levels of abstraction while VHDL can be used to describe the signal propagation characteristics.
Starting Page	76
Ending Page	83
File Size	93289
Page Count	8
File Format	PDF
ISBN	0769504876
ISSN	10639667
DOI	10.1109/ICVD.2000.812588
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-01-03
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Formal verification Circuit synthesis Timing Circuit simulation Computer languages Hardware Synchronization Clocks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modelling vhdl in multiclock esterel.

Variation-Conscious Formal Timing Verification in RTL

Design of synchronous action systems

The formal verification chain at BULL

A New Accurate and Efficient Timing Simulator

Formal Verification of Timed Systems: A Survey and Perspective

Formal descriptions, semantics and verification of VLSI array processors

Multiclock Esterel: a reactive framework for asynchronous design

Temporal verification of behavioral descriptions in VHDL

Modelling VHDL in multiclock ESTEREL

Similar Documents

Modelling vhdl in multiclock esterel.

Variation-Conscious Formal Timing Verification in RTL

Design of synchronous action systems

The formal verification chain at BULL

A New Accurate and Efficient Timing Simulator

Formal Verification of Timed Systems: A Survey and Perspective

Formal descriptions, semantics and verification of VLSI array processors

Multiclock Esterel: a reactive framework for asynchronous design

Temporal verification of behavioral descriptions in VHDL

Modelling VHDL in multiclock ESTEREL