NDLI: Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits

Content Provider	IEEE Xplore Digital Library
Author	Shiyou Zhao Roy, K.
Copyright Year	2000
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA (Shiyou Zhao)
Abstract	To achieve high performance and high integration density, the transistor dimensions are aggressively scaled down while lower power dissipation is achieved by scaling down the supply voltage. However, power distribution has become a challenging issue due to the severe switching noise on the power distribution network. Estimation of the worst case switching noise is essential to ensure the proper functionality of the VLSI circuits. In this paper, we propose a probabilistic approach to determine the lower bound of the worst case switching noise on power supply lines. The proposed algorithm traces the worst case input patterns which will induce the steepest maximum switching current spike and therefore the maximum switching noise. The worst case input patterns are used in the HSPICE simulation to extract the exact switching current waveforms. The estimated maximum switching current spike matches well with the peak current obtained from the HSPICE simulation. The worst case switching noise due to the lumped inductance (including the packaging inductance) and the lumped resistance on the power supply grid is also extracted from the HSPICE simulation. The magnitude of the worst case switching noise for the benchmark circuits implemented with 0.25 /spl mu/m technology can be as high as 35% of the Vdd. The switching noise can be suppressed effectively with properly placed decoupling capacitors.
Starting Page	168
Ending Page	173
File Size	293146
Page Count	6
File Format	PDF
ISBN	0769504876
ISSN	10639667
DOI	10.1109/ICVD.2000.812604
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-01-03
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power supplies Circuit noise Switching circuits Circuit simulation Inductance Power dissipation Voltage Power distribution Power systems Very large scale integration
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits

Estimation for maximum instantaneous current through supply lines for CMOS circuits

Estimation of maximum power supply noise for deep sub-micron designs

Crosstalk estimation in deep sub-micron VLSI

A novel high-performance predictable circuit architecture for the deep sub-micron era

Estimation of peak current through CMOS VLSI circuit supply lines

Power estimation tool for sub-micron CMOS VLSI circuits

Synthesis of dual-V/sub T/ dynamic CMOS circuits

Simultaneous switching noise in on-chip CMOS power distribution networks

Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits

Similar Documents

Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits

Estimation for maximum instantaneous current through supply lines for CMOS circuits

Estimation of maximum power supply noise for deep sub-micron designs

Crosstalk estimation in deep sub-micron VLSI

A novel high-performance predictable circuit architecture for the deep sub-micron era

Estimation of peak current through CMOS VLSI circuit supply lines

Power estimation tool for sub-micron CMOS VLSI circuits

Synthesis of dual-V/sub T/ dynamic CMOS circuits

Simultaneous switching noise in on-chip CMOS power distribution networks

Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits