NDLI: Contention-induced latchup

Content Provider	IEEE Xplore Digital Library
Author	Mechler, J.T. Brennan, C. Massucco, J. Rossi, R. Wissel, L.
Copyright Year	2004
Description	Author affiliation: Microelectron. Div., IBM, Essex Junction, VT, USA (Mechler, J.T.; Brennan, C.; Massucco, J.; Rossi, R.; Wissel, L.)
Abstract	Traditional external latchup trigger mechanisms include transmission line reflections which create large overshoot or undershoot voltages, power supply sequencing of multiple supplies, or discharge of charged cables or human discharges on cables or connectors. This case study will demonstrate the interaction between I/O circuit design, card design, and test structure design which combined to create a card-level latchup failure at typical use conditions. In this investigation of a failing 0.18/spl mu/m non-epitaxial CMOS ASIC chip, a new latchup trigger mechanism is identified. This contention-induced latchup involved IEEE 1149.1 boundary scan structures for open-drain drivers which produce transient driver contention during JTAG testing on an unused, dotted, I/sup 2/C bus whose off chip drivers employed a Miller feedback capacitor in the I/sup 2/C driver output stage. Ironically, the common occurrence of tying off four unused I/sup 2/C drivers on a standard product was the initial factor which contributed to the card-level latchup failure. This paper also examines the domino behavior of latchup as it spreads from the initial trigger device to adjacent transistors as illustrated by the failing chip behavior at the tester and the physical failure analysis.
Starting Page	126
Ending Page	129
File Size	377974
Page Count	4
File Format	PDF
ISBN	078038315X
DOI	10.1109/RELPHY.2004.1315312
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-04-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cables Circuit testing Driver circuits Power transmission lines Distributed parameter circuits Reflection Voltage Power supplies Humans Connectors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PIM characteristics of resistive loads

Transient-induced latchup testing of CMOS integrated circuits

Dynamic latchup study using transmission line pulses and picosecond imaging circuit analysis [CMOS IC latchup]

Interconnect and circuit modeling techniques for full-chip power supply noise analysis

Design and verification of differential transmission lines

A 1.2 mu m CMOS differential I/O system capable of 400 Mbps transmission rates

Automatic impedance control

Surge Waves Propagation on Transmission Lines Induced by Lightning Stroke

Common mode current prediction from normal mode voltage of printed circuit board with limited width ground pattern

Contention-induced latchup

Similar Documents

PIM characteristics of resistive loads

Transient-induced latchup testing of CMOS integrated circuits

Dynamic latchup study using transmission line pulses and picosecond imaging circuit analysis [CMOS IC latchup]

Interconnect and circuit modeling techniques for full-chip power supply noise analysis

Design and verification of differential transmission lines

A 1.2 mu m CMOS differential I/O system capable of 400 Mbps transmission rates

Automatic impedance control

Surge Waves Propagation on Transmission Lines Induced by Lightning Stroke

Common mode current prediction from normal mode voltage of printed circuit board with limited width ground pattern

Contention-induced latchup