NDLI: Task mapping on NoC-based MPSoCs with faulty tiles: Evaluating the energy consumption and the application execution time

Content Provider	IEEE Xplore Digital Library
Author	Amory, A.M. Marcon, C.A.M. Moraes, F.G. Lubaszewski, M.S.
Copyright Year	2011
Description	Author affiliation: FACIN - Faculdade de Informática - PUCRS Catholic University, Porto Alegre, Brazil (Amory, A.M.; Marcon, C.A.M.; Moraes, F.G.) \|\| PPGC - Instituto de Informática - UFRGS Federal University, Porto Alegre, Brazil (Lubaszewski, M.S.)
Abstract	The use of spare tiles in a networks-on-chip based multi-processor chip can improve the yield, reducing the cost of the chip and maintaining the system functionality even if the chip is defective. However, the impact of this approach on application characteristics, such as energy consumption and execution time, is not documented. For instance, on one hand the application tasks might be mapped onto any tile of a defect-free chip. On the other hand, a chip with a defective tile needs special task mapping that avoid fault tiles. This paper presents a task mapping aware of faulty tiles, where an alternative task mapping can be generated and evaluated in terms of energy consumption and execution time. The results show that faults on tiles have, on average, a small effect on energy consumption but no significant effect on execution time. It demonstrates that spare tiles can improve yield with a small impact on the application requirements.
Starting Page	164
Ending Page	170
File Size	583856
Page Count	7
File Format	PDF
ISBN	9781457706585
e-ISBN	9781457706608
e-ISBN	9781457706592
DOI	10.1109/RSP.2011.5929991
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-24
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Tiles Energy consumption Mathematical model Equations Circuit faults Delay Reliability execution time MPSoC task mapping yield energy consumption
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy-aware ILP formulation for application mapping on NoC based MPSoCs

Partitioning and dynamic mapping evaluation for energy consumption minimization on NoC-based MPSoC

Multi-task dynamic mapping onto NoC-based MPSoCs

Evaluating energy consumption of homogeneous MPSoCs using spare tiles

Adaptive mapping for reducing power consumption on noc-based mpsoc.

Energy-aware dynamic task mapping for NoC-based MPSoCs

A Fault-Tolerant Low-Energy Multi-Application Mapping onto NoC-based Multiprocessors

Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs

Partitioning and mapping on NoC-Based MPSoC: an energy consumption saving approach

Task mapping on NoC-based MPSoCs with faulty tiles: Evaluating the energy consumption and the application execution time

Similar Documents

Energy-aware ILP formulation for application mapping on NoC based MPSoCs

Partitioning and dynamic mapping evaluation for energy consumption minimization on NoC-based MPSoC

Multi-task dynamic mapping onto NoC-based MPSoCs

Evaluating energy consumption of homogeneous MPSoCs using spare tiles

Adaptive mapping for reducing power consumption on noc-based mpsoc.

Energy-aware dynamic task mapping for NoC-based MPSoCs

A Fault-Tolerant Low-Energy Multi-Application Mapping onto NoC-based Multiprocessors

Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs

Partitioning and mapping on NoC-Based MPSoC: an energy consumption saving approach

Task mapping on NoC-based MPSoCs with faulty tiles: Evaluating the energy consumption and the application execution time