NDLI: Process technology for 3D-CMOS devices

Content Provider	IEEE Xplore Digital Library
Author	Buchner, R. van der Wel, W. Haberger, K. Seitz, S. Weber, J. Seegebrecht, P.
Copyright Year	1989
Description	Author affiliation: Fruanhofer-Inst. fuer Festkorpertechnol., Munich, West Germany (Buchner, R.)
Abstract	Summary form only given. A 2- mu m three-dimensional CMOS process which allows the fabrication of MOS devices in two layers is discussed. NMOS devices in the silicon substrate and CMOS devices were realized, as inverters and ring oscillators, in a 0.5- mu m-thick recrystallized polysilicon layer. The as-deposited polysilicon upper device layer is recrystallized by means of an argon laser system. The influence of different recrystallization parameters on substrate damage was studied. On the basis of these investigations a high-quality SOI layer was obtained without generating any crystal damage in the underlying silicon. This was confirmed by the electrical characteristics of the fabricated MOS devices, which do not show any degradation as compared with customary bulk devices. An undesired effect is the occurrence of mass transport upon recrystallization of the silicon film. While with the standard film thickness of 0.5 mu m this is no problem, thin-film SOI MOS transistors (thickness about 0.1 mu m) exhibit improved properties. Therefore measures to minimize mass transport are being studied to allow the thinning of recrystallized silicon layers and to fabricate thin-film SOI devices.
Starting Page	72
Ending Page	73
File Size	117320
Page Count	2
File Format	PDF
DOI	10.1109/SOI.1989.69771
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-10-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon MOS devices Substrates CMOS technology CMOS process Optical device fabrication Inverters Ring oscillators Argon Ring lasers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in