NDLI: Accumulation leakage of SOI back channel transistors with total dose irradiation

Content Provider	IEEE Xplore Digital Library
Author	Jacunski, M.D. Adams, D.A. Hwang, J.M.
Copyright Year	1989
Description	Author affiliation: Westinghouse Electr. Corp., Baltimore, MD, USA (Jacunski, M.D.; Adams, D.A.)
Abstract	Summary form only given. The accumulation leakage of separation by implantation of oxygen (SIMOX) and zone melt recrystallization (ZMR) back-channel transistors with respect to total dose irradiation and radiation bias condition is studied. The accumulation phenomenon for a SIMOX wafer with a buried oxide thickness of about 3700 A is observed. The occurrence of leakage in both the accumulation and inversion regions of the back-channel device results in a leakage window from the accumulation leakage threshold (V/sub tx/) to the inversion threshold (V/sub tbg/). The leakage results from (i) field-enhanced emission through energy states located at precipitate boundaries, and (ii) thermionic emission at local Schottky barriers accompanied by Schottky barrier lowering. The zero-volt prerad V/sub tx/ results in excessive leakage for any negative back gate bias and, since V/sub tbg/=+16 V, produces a 16 V leakage window. After irradiation to 50 Krad(SiO/sub 2/) with V/sub tbg/=5 V, the entire leakage window shifts 10 V and further irradiation has little effect. A similar characteristic is observed for a -10 V back bias and suggests a saturation of N/sub ot/ in the buried oxide. Accumulation leakage has also been observed on ZMR devices with V/sub bg/=-10 V. As a result of the very thick (1 mu ) buried oxide, however, the prerad V/sub tx/ is less than -25 V and produces a very large leakage window. In addition, while the accumulation threshold rebounds enhancement after 200 Krad(SiO/sub 2/) total dose. This characteristic enlarges the leakage window and is optimal at high doses.
Starting Page	37
Ending Page	38
File Size	143397
Page Count	2
File Format	PDF
DOI	10.1109/SOI.1989.69754
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-10-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon on insulator technology Schottky barriers Transistors Laboratories Oxygen Threshold voltage Leakage current Implants Annealing Temperature
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Total ionizing dose effects in high breakdown voltage SOI devices

Ambipolar Schottky barrier SOI MOSFETs

Total ionizing dose effects on triple-gate FETs

Channel design of silicon-on-insulator (SOI) MOSFET for low-voltage low-power application

Revisiting thermal effects in submicron CMOS-SOI transistors

Vertical NPN bipolar junction transistors fabricated in silicon-on-sapphire

Effects of channel and source/drain implants on partially-depleted SOI MOSFETs

Parasitic BJT design consideration in SOI MOSFETs

A novel Silicon-On-Insulator (SOI) MOSFET for ultra low voltage operation

Accumulation leakage of SOI back channel transistors with total dose irradiation

Similar Documents

Total ionizing dose effects in high breakdown voltage SOI devices

Ambipolar Schottky barrier SOI MOSFETs

Total ionizing dose effects on triple-gate FETs

Channel design of silicon-on-insulator (SOI) MOSFET for low-voltage low-power application

Revisiting thermal effects in submicron CMOS-SOI transistors

Vertical NPN bipolar junction transistors fabricated in silicon-on-sapphire

Effects of channel and source/drain implants on partially-depleted SOI MOSFETs

Parasitic BJT design consideration in SOI MOSFETs

A novel Silicon-On-Insulator (SOI) MOSFET for ultra low voltage operation

Accumulation leakage of SOI back channel transistors with total dose irradiation