NDLI: Scalability of planar FDSOI and FinFETs and What's in store for the future beyond that?

Content Provider	IEEE Xplore Digital Library
Author	Doris, B.B. Hook, T.
Copyright Year	2015
Description	Author affiliation: IBM Res. T. J. Watson Res. Center, Yorktown Heights, NY, USA (Doris, B.B.; Hook, T.)
Abstract	Conventional planar transistors have been used throughout the semiconductor industry for the past several decades. Further miniaturization of conventional devices has been proven to be a significant challenge and thus the industry has transitioned to Planar Fully Depleted FETs and FinFETs. As we look out at technologies beyond 7nm node there are many barriers which appear to limit the scalability of FinFETs. Therefore it is important to consider the device architecture options that can serve as a replacement and enable further scaling to meet future technology requirements. This invited talk discusses the scalability of Fully Depleted FETs and FinFETs and also proposes options to enable continued scaling beyond 7nm node.
Starting Page	160
Ending Page	163
File Size	751819
Page Count	4
File Format	PDF
ISBN	9781467371339
ISSN	19308876
e-ISBN	9781467371353
DOI	10.1109/ESSDERC.2015.7324738
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-14
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Electrostatics Performance evaluation Silicon Wires Strain Transistors (key words) Conventional device architecture Fully Depleted devices FinFETs novel devices transistor scaling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Planar Fully depleted SOI technology: A powerful architecture for the 20nm node and beyond

Fully depleted devices for designers: FDSOI and FinFETs

A physics-based compact model for Fully-Depleted Tunnel Field Effect Transistor

New sub-20nm transistors — Why and how

Strain and layout management in dual channel (sSOI substrate, SiGe channel) planar FDSOI MOSFETs

Variability of planar Ultra-Thin Body and Buried oxide (UTBB) FDSOI MOSFETs

Enhanced low voltage digital & analog mixed-signal with 28nm FDSOI technology

Device and circuit interactive design and optimization beyond the conventional scaling era

Circuit design challenges at the 14nm technology node

Scalability of planar FDSOI and FinFETs and What's in store for the future beyond that?

Similar Documents

Planar Fully depleted SOI technology: A powerful architecture for the 20nm node and beyond

Fully depleted devices for designers: FDSOI and FinFETs

A physics-based compact model for Fully-Depleted Tunnel Field Effect Transistor

New sub-20nm transistors — Why and how

Strain and layout management in dual channel (sSOI substrate, SiGe channel) planar FDSOI MOSFETs

Variability of planar Ultra-Thin Body and Buried oxide (UTBB) FDSOI MOSFETs

Enhanced low voltage digital & analog mixed-signal with 28nm FDSOI technology

Device and circuit interactive design and optimization beyond the conventional scaling era

Circuit design challenges at the 14nm technology node

Scalability of planar FDSOI and FinFETs and What's in store for the future beyond that?