NDLI: Investigation of a novel self-aligned dual gate MOSFET structure

Content Provider	IEEE Xplore Digital Library
Author	Roberds, B.E. Whang, E.J. Rudolph, A. Doyle, B.S.
Copyright Year	1996
Description	Author affiliation: Intel Corp., Santa Clara, CA, USA (Roberds, B.E.)
Abstract	The dual-gate approach to MOSFET scaling has been proposed for some time as a method of obtaining increased drive current, with potential simulated I/sub d/ values well in excess of twice that of single gate devices. In reality, approaches to fabricating such devices have suffered from an inability to align the two gates. Dual gate alignment is critical as the overlap capacitance is responsible for a large fraction of the gate delay due to the Miller effect. Alignment tolerance issues mean that the bottom gate of such a structure must be significantly oversized, and this contributes enormously to the delay through increased overlap capacitance. In this paper, a method for fabricating a dual-gate SOI MOSFET is proposed, which involves using ion cut techniques (Bruel, Electron. Lett. vol. 31, p. 1201, 1995) to bare the MOS for buried gate transistor underside processing, the use of a transparent quartz 'handle' wafer to which the delaminated structure is adhered, the use of the (now) bottom gate electrode as a hard mask for near-field lithography of the top gate, and using through-wafer illumination by g-line light to expose the poly resist. The paper presents an experimental feasibility study, as well as simulation studies to show that it is possible to expose through such a transistor stack and obtain alignment between top and bottom gates. This is then tested experimentally on patterned structures, and it is shown that it is indeed possible to obtain dual-gate alignments on repeated poly lines-and-spaces structures, with 0.3 /spl mu/m gates and 0.7 /spl mu/m spacings.
Sponsorship	IEEE Electron Devices Soc
Starting Page	109
Ending Page	110
File Size	243271
Page Count	2
File Format	PDF
ISBN	0780345002
ISSN	1078621X
DOI	10.1109/SOI.1998.723135
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-10-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET circuits Resists Packaging Delay Capacitance Electrodes Lighting Testing Performance evaluation Etching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High Performance 0.1-μm-Self-Aligned-Gate GaAs MESFET Technology

A high performance deep submicron MOSFET structure with self-aligned selectively grown W-gate (SAW)

Fabrication Of A Mosfet With Self-aligned Nanogate Electrode Based On Dual-functional $MoO_{3}WO_{3}$ Bilayer Resist

Gate last MOSFET with air spacer and self-aligned contacts for dense memories

A novel self-aligned gate-lost MOSFET process comparing high-/spl kappa/ candidates

A Self-Aligned Air Gap Interconnect Process

High-performance dual-gate CMOS utilizing a novel self-aligned pocket implantation (SPI) technology

Process steps for a double gate MOSFET with vertical layout

Vertical Double-Gate MOSFET based on epitaxial growth by LPCVD

Investigation of a novel self-aligned dual gate MOSFET structure

Similar Documents

High Performance 0.1-μm-Self-Aligned-Gate GaAs MESFET Technology

A high performance deep submicron MOSFET structure with self-aligned selectively grown W-gate (SAW)

Fabrication Of A Mosfet With Self-aligned Nanogate Electrode Based On Dual-functional $MoO_{3}WO_{3}$ Bilayer Resist

Gate last MOSFET with air spacer and self-aligned contacts for dense memories

A novel self-aligned gate-lost MOSFET process comparing high-/spl kappa/ candidates

A Self-Aligned Air Gap Interconnect Process

High-performance dual-gate CMOS utilizing a novel self-aligned pocket implantation (SPI) technology

Process steps for a double gate MOSFET with vertical layout

Vertical Double-Gate MOSFET based on epitaxial growth by LPCVD

Investigation of a novel self-aligned dual gate MOSFET structure