NDLI: Integrity of gate oxides formed on SIMOX wafers

Content Provider	IEEE Xplore Digital Library
Author	Brown, G.A. Hosack, H.H. Joyner, K. Krull, W.A.
Copyright Year	1994
Description	Author affiliation: Texas Instrum. Inc., Dallas, TX, USA (Brown, G.A.; Hosack, H.H.; Joyner, K.)
Abstract	The integrity of gate oxides formed on the device surfaces of SIMOX wafers has been a concern because of the structural imperfection of SIMOX superficial silicon layers compared to bulk silicon and the potential for metal contamination during the extended oxygen implantation. Although procedures for improving the crystalline perfection of the surface layer have been developed, and steps taken by oxygen implanter modification and introduction of TCA into the anneal ambient to reduce sources of metal contamination, the concern has remained because of the relative newness of the technology and the limited oxide integrity data presented for SIMOX structures so far. In this paper, we present results of ramp voltage breakdown and constant current charge to breakdown measurements on 6 and 20 nm gate oxides formed on SIMOX surfaces prepared by standard cycle SIMOX annealing in ambients containing various halogen levels, and variations in implantation screen oxide presence and thickness. This latter variation was done by processing 'standard SIMOX' material without screen oxide, and forming a tapered screen oxide on a second SIMOX batch by gradual immersion oxide etching. The tapered screen oxide has been found to provide spatially controlled variation in SIMOX dislocation density for correlation with the electrical parameters. Homogeneous bulk silicon wafers were used as controls in all the SIMOX anneal process variations, and un-annealed bulk control wafers were also included. Atomic force microscopy (AFM) was used to measure surface roughness for correlation with the process variables.
Starting Page	73
Ending Page	74
File Size	190232
Page Count	2
File Format	PDF
ISBN	0780324064
DOI	10.1109/SOI.1994.514252
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-10-03
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon Annealing Electric variables control Surface contamination Pollution measurement Atomic measurements Atomic force microscopy Force measurement Crystallization Dielectric breakdown
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SIMOX SOI surface smoothing for gate oxide integrity and reliability

Oxygen partial pressure influence on internal oxidation of SIMOX wafers

Gate oxide integrity on ITOX-SIMOX wafers

The effects of annealing ambients on dielectric strength of gate oxides with tungsten polycide gate

Improvement of surface morphology of SIMOX wafers by high-temperature oxidation

Improvement of buried oxide integrity in ITOX SIMOX wafers

Nanoscale effects of annealing on the electrical characteristics of hafnium based devices measured in a vacuum environment

Differentiation between electric breakdowns and dielectric breakdown in thin silicon oxides

Integrity of the gate oxide on the thin top Si layer in ITOX-SIMOX wafers

Integrity of gate oxides formed on SIMOX wafers

Similar Documents

SIMOX SOI surface smoothing for gate oxide integrity and reliability

Oxygen partial pressure influence on internal oxidation of SIMOX wafers

Gate oxide integrity on ITOX-SIMOX wafers

The effects of annealing ambients on dielectric strength of gate oxides with tungsten polycide gate

Improvement of surface morphology of SIMOX wafers by high-temperature oxidation

Improvement of buried oxide integrity in ITOX SIMOX wafers

Nanoscale effects of annealing on the electrical characteristics of hafnium based devices measured in a vacuum environment

Differentiation between electric breakdowns and dielectric breakdown in thin silicon oxides

Integrity of the gate oxide on the thin top Si layer in ITOX-SIMOX wafers

Integrity of gate oxides formed on SIMOX wafers