NDLI: Highly scalable implementation of a robust MMSE channel estimator for OFDM multi-standard environment

Content Provider	IEEE Xplore Digital Library
Author	Diaz, I. Sathyanarayanan, B. Malek, A. Foroughi, F. Rodrigues, J.N.
Copyright Year	2011
Description	Author affiliation: Department of Electrical and Information Technology, Lund University, Box 118, SE-221 00 Lund, Sweden (Diaz, I.; Sathyanarayanan, B.; Malek, A.; Foroughi, F.; Rodrigues, J.N.)
Abstract	In this paper a VLSI implementation of a highly scalable MMSE (Minimum Mean Square Estimator) is presented with the ultimate goal of demonstrating the potential of MMSE as enabler for multi-standard channel estimation. By selecting an appropriate implementation, a complexity reduction of 98% is achieved when compared to Time-Domain Maximum Likelihood Estimation (TDMLE), whereas low power consumption is accomplished by implementing a low-power-mode. The architecture is capable of performing Least Square (LS) estimation and MMSE compliant with 3GPP LTE (Long Term Evolution), IEEE 802.11n (WLAN), and DVB-H (Digital Video Broadcast for Handheld Devices), The estimator is synthesized using a 65nm low-leakage high-threshold standard-cell CMOS library. The design occupies an area of 0.169 $mm^{2},$ is capable of running upto 250 MHz, providing a throughput of 78M estimates/second. Simulations under a typical LTE reception show that the implementation dissipates 4.9μW per sample.
Starting Page	311
Ending Page	315
File Size	226276
Page Count	5
File Format	PDF
ISBN	9781457719202
ISSN	21623562
e-ISBN	9781457719219
DOI	10.1109/SiPS.2011.6088995
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-04
Publisher Place	Lebanon
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Channel estimation OFDM Estimation Digital video broadcasting Standards Computer architecture Random access memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in