NDLI: Efficient multiplierless architecture for frame synchronization in DVB-S2 standard

Content Provider	IEEE Xplore Digital Library
Author	Boutillon, E. Pansoo Kim Roland, C. Deock-Gil Oh
Copyright Year	2011
Description	Author affiliation: Université Européenne de Bretagne, UBS, Lab-STICC CNRS. 56100 Lorient, France (Boutillon, E.; Roland, C.) \|\| Satellite Convergence Research Team, ETRI 161 Gajeong-dong, Yuseong-gu, Deajeon 305-350, Republic of Korea (Pansoo Kim; Deock-Gil Oh)
Abstract	The first challenging step of the demodulation of the DVB-S2 signal with function of VCM (Variable Coding and Modulation)/ACM (Adaptive Coding and Modulation) is the detection of the Physical Layer (PL) header. PL header is transmitted using π/2-BPSK modulation and is composed of a fixed part (26 bits of Start Of Frame (SOF)) and a variable part (64 bits codeword of PL Signaling (PLS) code that defines the structure of the PL frame). Since the 90 bits corresponding to the PL header are affected by noise, the carrier frequency offset and the phase noise, the synchronization task in a DVB-S2 receiver is thus a critical task. In this paper, we present a properties of the Hadamard code used to encode the information of the PLS code to reinforce frame detection before knowing the actual value of the PL code. Moreover, we propose to perform the computation in the polar domain in order to avoid the need of multiplier and thus, to obtain a very low cost implementation. The associated decoder architecture is presented together with the measured performance at several SNRs.
Starting Page	163
Ending Page	167
File Size	339508
Page Count	5
File Format	PDF
ISBN	9781457719202
ISSN	21623562
e-ISBN	9781457719219
DOI	10.1109/SiPS.2011.6088968
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-04
Publisher Place	Lebanon
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Detectors Digital video broadcasting Synchronization Computer architecture Modulation Signal to noise ratio Finite impulse response filter
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in