NDLI: Exploring new analog test methods with Eagle Tester (test vehicle: OVIC)

Content Provider	IEEE Xplore Digital Library
Author	Lim Wee Teck
Copyright Year	2002
Description	Author affiliation: SCG Ind., ON Semicond., Negeri Sembilan, Malaysia (Lim Wee Teck)
Abstract	This report details the development on Analog IC devices, the OVIC (Over Voltage Protection IC) on the Eagle Test System (ETS) tester platform. New test interface design and setup were evaluated. These setups were considered with the in-house test handler platform in mind. The setups were mainly constrained by physical space constrains. The effects of cable length on DUT performance and floating versus grounded DUT were also evaluated. This development was primarily motivated by test accuracy, efficiency and effectiveness on the ETS. The output response of the experiment were voltage, current and timing. Results indicate that with short test cable and grounded DUT, very repeatable readings could be achieved. Longer test cables or a floating DUT setup would require proper characterisation of the test setup if any of these is to be implemented.
Sponsorship	Mems Technol.(M) Sdn, Bhd Kriptic Devices (M) Sdn Bhd IEEE Electron Devices Soc
Starting Page	409
Ending Page	414
File Size	420225
Page Count	6
File Format	PDF
ISBN	0780375785
DOI	10.1109/SMELEC.2002.1217854
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-12-19
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Vehicles Circuit testing Integrated circuit testing Semiconductor device testing System testing Packaging Analog integrated circuits Voltage Costs Assembly systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A test design method for floating gate defects (FGD) in analog integrated circuits

Towards a single event transient hardness assurance methodology

Optimizing demand fulfillment from test bins

A 5-channel, variable resolution, 10-GHz sampling rate coherent tester/oscilloscope IC and associated test vehicles

An embedded JTAG, system test architecture

Semiconductor system with multiple closed-loops constrains

A technique for characterizing AC performance with a DC parametric tester

Test generation based diagnosis of device parameters for analog circuits

Testing highly integrated wireless circuits and systems with low cost tester: how to overcome the challenge?

Exploring new analog test methods with Eagle Tester (test vehicle: OVIC)

Similar Documents

A test design method for floating gate defects (FGD) in analog integrated circuits

Towards a single event transient hardness assurance methodology

Optimizing demand fulfillment from test bins

A 5-channel, variable resolution, 10-GHz sampling rate coherent tester/oscilloscope IC and associated test vehicles

An embedded JTAG, system test architecture

Semiconductor system with multiple closed-loops constrains

A technique for characterizing AC performance with a DC parametric tester

Test generation based diagnosis of device parameters for analog circuits

Testing highly integrated wireless circuits and systems with low cost tester: how to overcome the challenge?

Exploring new analog test methods with Eagle Tester (test vehicle: OVIC)