NDLI: Process Integration, Characterization, Modeling and Reliability of a 10K Poly Resistor for Low Power Mixed Signal VLSI Applications

Content Provider	IEEE Xplore Digital Library
Author	Anser, M. Prasad, J.
Copyright Year	2005
Description	Author affiliation: AMI Semicond., Pocatello, ID (Anser, M.; Prasad, J.)
Abstract	Many IC applications employ both analog and digital circuits, and therefore it is desirable to integrate both analog and digital functions on the same chip (mixed signal chip). A mixed signal chip uses logic gates to perform digital signal processing while the analog cells allow the chip to interface with the analog environment. These analog cells include I/O blocks containing resistors, capacitors, reference voltage sources and comparators. Integration of all these digital and analog components on a single chip offers high packing density and low power CMOS at a lower cost. Most commonly used materials for high R value resistors are nichrome, tantalum and cermet (Cr-SiO). Extra manufacturing steps involved in depositing and patterning of these films is expensive and therefore new and innovative process for high R value resistors is needed. The authors have integrated very reliable high R value poly silicon thin film resistors at the cost of one extra masking step in a CMOS process. The authors present the results on matching, flicker noise performance and reliability of poly silicon thin film 10K resistors. Also a comparison is performed with thin film HIPO (IK) resistor
Starting Page	80
Ending Page	81
File Size	321908
Page Count	2
File Format	PDF
ISBN	142440083X
DOI	10.1109/ISDRS.2005.1595987
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistors Signal processing Very large scale integration Costs Silicon Semiconductor thin films Integrated circuit reliability Analog integrated circuits Application specific integrated circuits Digital integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Next generation IC technology for analog/digital VLSI

VLSI technology trends

Signal processing architectures with VLSI

Floorplanning strategy for mixed analog-digital VLSI integrated circuits

Test considerations for mixed analog and digital ASICs

Automatic layout generation for mixed analog-digital VLSI neural chips

Low power VLSI CMOS circuit design

VLSI design methodologies for digital signal processing

VLSI custom microelectronics: digital, analog, and mixed-signal

Process Integration, Characterization, Modeling and Reliability of a 10K Poly Resistor for Low Power Mixed Signal VLSI Applications

Similar Documents

Next generation IC technology for analog/digital VLSI

VLSI technology trends

Signal processing architectures with VLSI

Floorplanning strategy for mixed analog-digital VLSI integrated circuits

Test considerations for mixed analog and digital ASICs

Automatic layout generation for mixed analog-digital VLSI neural chips

Low power VLSI CMOS circuit design

VLSI design methodologies for digital signal processing

VLSI custom microelectronics: digital, analog, and mixed-signal

Process Integration, Characterization, Modeling and Reliability of a 10K Poly Resistor for Low Power Mixed Signal VLSI Applications