NDLI: Efficient Parallel Embedded Computing through Look-Ahead Configured Dynamic Inter-Processor Connections

Content Provider	IEEE Xplore Digital Library
Author	Laskowski, E. Tudruj, M.
Copyright Year	2006
Description	Author affiliation: Inst. of Comput. Sci., Polish Acad. of Sci., Ordona (Laskowski, E.; Tudruj, M.)
Abstract	A new kind of the look-ahead reconfigurable multiprocessor embedded systems together with the necessary program structuring algorithms are presented and discussed. The new system architecture for execution of dedicated parallel programs is based on the look-ahead dynamic reconfiguration of inter-processor connections in redundant network resources such as multiple connection crossbar switches and partitioned processor communication link sets. The discussed approach enables reducing inter-processor connection reconfiguration time overheads, which is particularly important in modern parallel systems based on user-level communication. Automatic program structuring methods for the assumed system architecture are proposed. Experimental results with structuring of parallel numerical programs (Strassen matrix multiplication) are reported. The experiments compare the strategies of the look ahead connection reconfiguration based on the use of multiple crossbar switches with the strategy of providing processors with larger sets of communication links partitioned into a subset used for current program execution and a subset used for anticipated connection setting
Sponsorship	IEEE CSP
Starting Page	202
Ending Page	207
File Size	143013
Page Count	6
File Format	PDF
ISBN	0769525547
DOI	10.1109/PARELEC.2006.32
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-13
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded computing Communication switching Switches Embedded system Control systems Hardware Communication system control Multiprocessing systems Computer science Information technology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Assessment of Dynamic Look-Ahead Inter-Processor Connection Reconfiguration for Different Control Paradigms

Embedded Parallel Systems Based on Dynamic Look-Ahead Reconfiguration in Redundant Communication Resources

Program Scheduling in Look-Ahead Reconfigurable Parallel Systems with Multiple Communication Resources

Optimized Communication Control in Programs for Dynamic Look-Ahead Reconfigurable SoC Systems

Scheduling programs with conditional branches for look-ahead dynamically reconfigurable systems

An inter-processor communication interface for data-flow centric heterogeneous embedded multiprocessor systems

Functional multiprocessing in an experimental digital switching office

An Infrastructure for Efficient Parallel Job Execution in Terascale Computing Environments

Parallel switching on the coordinate switchboard IMS C004

Efficient Parallel Embedded Computing through Look-Ahead Configured Dynamic Inter-Processor Connections

Similar Documents

Assessment of Dynamic Look-Ahead Inter-Processor Connection Reconfiguration for Different Control Paradigms

Embedded Parallel Systems Based on Dynamic Look-Ahead Reconfiguration in Redundant Communication Resources

Program Scheduling in Look-Ahead Reconfigurable Parallel Systems with Multiple Communication Resources

Optimized Communication Control in Programs for Dynamic Look-Ahead Reconfigurable SoC Systems

Scheduling programs with conditional branches for look-ahead dynamically reconfigurable systems

An inter-processor communication interface for data-flow centric heterogeneous embedded multiprocessor systems

Functional multiprocessing in an experimental digital switching office

An Infrastructure for Efficient Parallel Job Execution in Terascale Computing Environments

Parallel switching on the coordinate switchboard IMS C004

Efficient Parallel Embedded Computing through Look-Ahead Configured Dynamic Inter-Processor Connections