NDLI: Evolutionary Multiprocessor Task Scheduling

Content Provider	IEEE Xplore Digital Library
Author	Montazeri, F. Salmani-Jelodar, M. Fakhraie, S.N. Fakhraie, S.M.
Copyright Year	2006
Description	Author affiliation: Silicon Intelligence & VLSI Signal Process. Lab., Tehran Univ. (Montazeri, F.; Salmani-Jelodar, M.; Fakhraie, S.N.; Fakhraie, S.M.)
Abstract	The genetic algorithm has, to date, been applied to a wide range of problems. It is an ideal tool to solve problem in need of multiple, often interdependent requirements. This is because it has the ability to search within a large solution space while at the same time meeting criteria and constraints within the problem's boundaries. In this paper, we apply this heuristic to the problem of multiprocessor task scheduling - assigning a group of predefined tasks to a set of predefined processors. This task execution should take a minimum amount of time while taking into account certain constraints - e.g., prerequisite constraints between the tasks. Aside from using the genetic algorithm, we incorporate a local search method called a memetic within the genetic algorithm as a global search. Since the tasks are operating in a multiprocessor environment, we also attempt to reduce processor temperature by reducing the total power consumption and load balancing amongst the processors
Sponsorship	IEEE CSP
Starting Page	68
Ending Page	76
File Size	138746
Page Count	9
File Format	PDF
ISBN	0769525547
DOI	10.1109/PARELEC.2006.37
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-13
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Optimal scheduling Temperature Genetic algorithms Load management Energy consumption Parallel processing Operating systems Silicon Very large scale integration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Task allocation and scheduling models for multiprocessor digital signal processing

Cyclo-static multiprocessor scheduling for the optimal realization of shift-invariant flow graphs

A chip compiler for rate-optimal multiprocessor schedules

Multiprocessor scheduling algorithm utilizing linear clustering of directed acyclic graphs

SDBS: a task duplication based optimal scheduling algorithm

A Representation for Genetic-Algorithm-Based Multiprocessor Task Scheduling

Recursive Partitions On Multiprocessor

VLSI processor of parallel genetic algorithm

Multiprocessor energy-efficient scheduling with task migration considerations

Evolutionary Multiprocessor Task Scheduling

Similar Documents

Task allocation and scheduling models for multiprocessor digital signal processing

Cyclo-static multiprocessor scheduling for the optimal realization of shift-invariant flow graphs

A chip compiler for rate-optimal multiprocessor schedules

Multiprocessor scheduling algorithm utilizing linear clustering of directed acyclic graphs

SDBS: a task duplication based optimal scheduling algorithm

A Representation for Genetic-Algorithm-Based Multiprocessor Task Scheduling

Recursive Partitions On Multiprocessor

VLSI processor of parallel genetic algorithm

Multiprocessor energy-efficient scheduling with task migration considerations

Evolutionary Multiprocessor Task Scheduling