NDLI: An evaluation of data-parallel compiler support for line-sweep applications

Content Provider	IEEE Xplore Digital Library
Author	Chavarria-Miranda, D. Mellor-Crummey, J.
Copyright Year	2002
Description	Author affiliation: Dept. of Comput. Sci., Rice Univ., Houston, TX, USA (Chavarria-Miranda, D.; Mellor-Crummey, J.)
Abstract	Data parallel compilers have long aimed to equal the performance of carefully hand-optimized parallel codes. For tightly coupled applications based on line sweeps, this goal has been particularly elusive. In the Rice dHPF compiler, we have developed a wide spectrum of optimizations that enable us to closely approach hand-coded performance for tightly-coupled line sweep applications including the NAS SP and BT benchmark codes. From lightly modified copies of standard serial versions of these benchmarks, dHPF generates MPI-based parallel code that is within 4% of the performance of the hand-crafted MPI implementations of these codes for a 102/sup 3/ problem size (Class B) on 64 processors. We describe and quantitatively evaluate the impact of partitioning, communication and memory hierarchy optimizations implemented by dHPF that enable us to approach hand-coded performance with compiler-generated parallel code.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Comput Archit. IEEE Comput. Soc. Tech. Committee on Parallel Process. ACM Special Interest Group on Comput. Architecture IFIP WG 10.3 IBM Microsoft Res. Univ. Virginia Dept. Comput. Sci
Starting Page	7
Ending Page	17
File Size	417553
Page Count	11
File Format	PDF
ISBN	0769516203
ISSN	1089795X
DOI	10.1109/PACT.2002.1105969
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-09-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optimizing compilers Application software Computer science Parallel programming Programming profession Program processors Contracts Code standards Distributed computing Communication system control
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A multi-platform co-array Fortran compiler

Evaluation of compiler and runtime library approaches for supporting parallel regular applications

Automatic selection of compiler options using non-parametric inferential statistics

A scalable auto-tuning framework for compiler optimization

Retargeting JIT compilers by using C-compiler generated executable code

Extending OpenMP For NUMA Machines

Program partitioning optimizations in an HPF prototype compiler

Optimized code generation for heterogeneous computing environment using parallelizing compiler TINPAR

Optimizing Compiler for the CELL Processor

An evaluation of data-parallel compiler support for line-sweep applications

Similar Documents

A multi-platform co-array Fortran compiler

Evaluation of compiler and runtime library approaches for supporting parallel regular applications

Automatic selection of compiler options using non-parametric inferential statistics

A scalable auto-tuning framework for compiler optimization

Retargeting JIT compilers by using C-compiler generated executable code

Extending OpenMP For NUMA Machines

Program partitioning optimizations in an HPF prototype compiler

Optimized code generation for heterogeneous computing environment using parallelizing compiler TINPAR

Optimizing Compiler for the CELL Processor

An evaluation of data-parallel compiler support for line-sweep applications