NDLI: Integrating adaptive on-chip storage structures for reduced dynamic power

Content Provider	IEEE Xplore Digital Library
Author	Dropsho, S. Buyuktosunoglu, A. Balasubramonian, R. Albonesi, D.H. Dwarkadas, S. Semeraro, G. Magklis, G. Scottt, M.L.
Copyright Year	2002
Description	Author affiliation: Dept. of Comput. Sci., Rochester Univ., NY, USA (Dropsho, S.)
Abstract	Energy efficiency in microarchitectures has become a necessity. Significant dynamic energy savings can be realized for adaptive storage structures such as caches, issue queues, and register files by disabling unnecessary storage resources. Prior studies have analyzed individual structures and their control. A common theme to these studies is exploration of the configuration space and use of system IPC as feedback to guide reconfiguration. However when multiple structures adapt in concert, the number of possible configurations increases dramatically, and assigning causal effects to IPC change becomes problematic. To overcome this issue, we introduce designs that are reconfigured solely on local behavior. We introduce a novel cache design that permits direct calculation of efficient configurations. For buffer and queue structures, limited histogramming permits precise resizing control. When applying these techniques we show energy savings of up to 70% on the individual structures, and savings averaging 30% overall for the portion of energy attributed to these structures with an average of 2.1% performance degradation.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Comput Archit. IEEE Comput. Soc. Tech. Committee on Parallel Process. ACM Special Interest Group on Comput. Architecture IFIP WG 10.3 IBM Microsoft Res. Univ. Virginia Dept. Comput. Sci
Starting Page	141
Ending Page	152
File Size	394883
Page Count	12
File Format	PDF
ISBN	0769516203
ISSN	1089795X
DOI	10.1109/PACT.2002.1106013
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-09-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic scheduling Energy efficiency Microarchitecture Cache storage Energy storage Microprocessors Programmable control Adaptive control Computer science Registers
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reducing datapath energy through the isolation of short-lived operands

Execution cache-based microarchitecture for power-efficient superscalar processors

Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power

Integrating adaptive on-chip storage structures for reduced dynamic power (2002).

Integrating adaptive on-chip storage structures for reduced dynamic power (2002)

Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power (2002)

Integrating adaptive on-chip storage structures for reduced dynamic power (2002)

Inherently lower-power high-performance superscalar architectures

Integrating adaptive on-chip storage structures for reduced dynamic power (2002)

Integrating adaptive on-chip storage structures for reduced dynamic power

Similar Documents

Reducing datapath energy through the isolation of short-lived operands

Execution cache-based microarchitecture for power-efficient superscalar processors

Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power

Integrating adaptive on-chip storage structures for reduced dynamic power (2002).

Integrating adaptive on-chip storage structures for reduced dynamic power (2002)

Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power (2002)

Integrating adaptive on-chip storage structures for reduced dynamic power (2002)

Inherently lower-power high-performance superscalar architectures

Integrating adaptive on-chip storage structures for reduced dynamic power (2002)

Integrating adaptive on-chip storage structures for reduced dynamic power