NDLI: Repetitive Ripple Estimation in Multi-sampling Digitally Controlled dc-dc Converters

Content Provider	IEEE Xplore Digital Library
Author	Tedeschi, E. Mattavelli, P. Trevisan, D. Corradini, L.
Copyright Year	2006
Description	Author affiliation: DTG - University of Padova, Stradella S.Nicola 3, 36100 Vicenza - Italy. tedeschi@ieee.org (Tedeschi, E.) \|\| DIEGM - University of Udine, Via delle Scienze 208, 33100 Udine - Italy. daniele.trevisan@uniud.it (Trevisan, D.) \|\| DEI - University of Padova, Via Gradenigo 6/B, 35100 Padova - Italy. luca.corradini@dei.unipd.it (Corradini, L.) \|\| DTG - University of Padova, Stradella S.Nicola 3, 36100 Vicenza - Italy. mattavelli@ieee.org (Mattavelli, P.)
Abstract	This paper investigates the switching ripple compensation in multi-sampling digitally controlled Switched-Mode Power Supplies (SMPS) which is based on repetitive control. In integrated digital controllers for SMPS, the main bandwidth limitations come from A/D conversion time, calculation delays and the sample-and-hold effect for the Digital-Pulse-Width Modulation. When the former two are negligible with respect to the switching period, the overall phase lag is dominated by the DPWM, which can be strongly reduced by the multi-sampling approach, thus breaking the bandwidth limitation of the single-sampling solutions. The additional aliasing effects, which would require a filtering action, are avoided exploiting the periodic nature of the switching ripple under steady-state conditions. Since the proposed compensation does not interact with the main controller, the phase boost of the multi-sampling approach is maintained. Simulation and experimental results on a 1.2V - 10 A, 500 kHz synchronous buck converter, where the digital control has been implemented in a Field Programmable Gate Array (FPGA), confirm the properties of the proposed solution.
Starting Page	1685
Ending Page	1690
File Size	510476
Page Count	6
File Format	PDF
ISBN	1424403901
ISSN	1553572X
DOI	10.1109/IECON.2006.347862
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-06
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital control DC-DC power converters Switched-mode power supply Bandwidth Field programmable gate arrays Delay effects Digital modulation Filtering Steady-state Buck converters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in