NDLI: InfiniBand-Based Real-Time Simulation of HVDC, STATCOM, and SVC Devices with Commercial-Off-The-Shelf PCs and FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Dufour, C. Abourida, S. Belanger, J. Lapointe, V.
Copyright Year	2006
Description	Author affiliation: Opal-RT Technol., Montreal, Que. (Dufour, C.; Abourida, S.; Belanger, J.; Lapointe, V.)
Abstract	This paper presents a real-time simulator for large power networks based on commercial-off-the-shelf products and the RT-LAB platform developed by Opal-RT Technologies Inc. This platform uses Pentium-, Xeon-, or Opteron-based PCs (multi-CPUs and/or dual-core configurations) or even Xilinx FPGA cards for computational engines, and infiniband communication fabric for fast inter-PC communication. The real-time PCs run under well-known operating systems QNX or RedHawk Linux, while the main control interface is either Simulink software from MathWorks or Lab VIEW software from National Instruments. The paper demonstrates the real-time simulation of a complete, single-pole, 12-pulse, HVDC system on a 2.2 GHz, dual-CPU, dual-core, Opteron PC with an under 15-microsecond time step. Also demonstrated are real-time simulations of complex power system devices like SVCs, STATCOMs, and more general power systems like the Kundur network. The paper also discusses the latest advances in hardware-in-the-loop simulation, including directly programming devices like a PMSM drive in an FPGA card. This feature is enabled in RT-LAB with the Xilinx System Generator, a Simulink blockset. Such FPGA targeting diminishes further the leap between prototype and production-type controller systems because an FPGA card can implement rapid control functions along with fast protection systems, like IGBT-current protection, of a real controller
Starting Page	5325
Ending Page	5331
File Size	453601
Page Count	7
File Format	PDF
ISBN	1424403901
ISSN	1553572X
DOI	10.1109/IECON.2006.347675
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-06
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	HVDC transmission Automatic voltage control Static VAr compensators Personal communication networks Field programmable gate arrays Power system simulation Control systems Real time systems Computational modeling Protection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

InfiniBand-Based Real-Time Simulation of HVDC, STATCOM and SVC Devices with Custom-Of-The-Shelf PCs and FPGAs

A scheme for coordinated secondary voltage control for systems with multiple VAr reserves

The analysis of STATCOM and SVC cooperation effect

Transmission voltage support using distributed static compensation

Modelling and simulation of STATCOM & SVC

Single-phase STATCOM for feeding system of Tokaido Shinkansen

An FPGA-based real-time HIL test bench for full-bridge modular multilevel STATCOM controller

Analysis and mitigation countermeasures of a new SSO phenomenon

A new subsynchronous torsional interaction and its mitigation countermeasures

InfiniBand-Based Real-Time Simulation of HVDC, STATCOM, and SVC Devices with Commercial-Off-The-Shelf PCs and FPGAs

Similar Documents

InfiniBand-Based Real-Time Simulation of HVDC, STATCOM and SVC Devices with Custom-Of-The-Shelf PCs and FPGAs

A scheme for coordinated secondary voltage control for systems with multiple VAr reserves

The analysis of STATCOM and SVC cooperation effect

Transmission voltage support using distributed static compensation

Modelling and simulation of STATCOM & SVC

Single-phase STATCOM for feeding system of Tokaido Shinkansen

An FPGA-based real-time HIL test bench for full-bridge modular multilevel STATCOM controller

Analysis and mitigation countermeasures of a new SSO phenomenon

A new subsynchronous torsional interaction and its mitigation countermeasures

InfiniBand-Based Real-Time Simulation of HVDC, STATCOM, and SVC Devices with Commercial-Off-The-Shelf PCs and FPGAs