NDLI: VSECURE: Active & standby subthreshold leakage current reduction technique

Content Provider	IEEE Xplore Digital Library
Author	Neema, V. Chouhan, S.S. Tokekar, S.
Copyright Year	2010
Description	Author affiliation: Department of E&TC, IET-Devi Ahilya University, Indore, India (Neema, V.; Chouhan, S.S.; Tokekar, S.)
Abstract	Cell phones and pocket PCs have burst-mode type integrated circuits, which for the majority of the time are in an idle state. For such circuits, it is acceptable to have leakage during the active mode. However, during the idle state it is extremely wasteful to have leakage, as power is unnecessarily consumed with no useful work being done. In this paper, we proposed a novel leakage reduction technique useful in reduction of leakage currents in active & standby mode and then compare and contrast it with other well established leakages currents reduction techniques. A high threshold connecting transistor is used to reduce leakage effects in complementary CMOS transistors of inverter. To maintain the performance of inverter an auxiliary NMOS is configured as a sleep transistor with PDN. Experiments conducted on a proposed inverters using 0.18 µm TSMC ® using TANNER EDA tool. Results obtained shows significant reduction in leakage power and delay when compared to other techniques.
Starting Page	68
Ending Page	71
File Size	322697
Page Count	4
File Format	PDF
ISBN	9781612841496
e-ISBN	9781612841519
DOI	10.1109/ICM.2010.5696208
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-19
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transistors Inverters CMOS integrated circuits Subthreshold current CMOS technology Power dissipation MOS devices Transistor Stacking Standby mode Active mode Drain current
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Novel circuit technique for reduction of active drain current in series/parallel PMOS transistors stack

Novel circuit technique for reduction of active drain current in low leakage digital VLSI circuits

A novel leakage power reduction technique for CMOS circuit design

An Overview of Various Leakage Power Reduction Techniques in Deep Submicron Technologies

Analysis of leakage feedback technique

A new technique for standby leakage reduction in high-performance circuits

A Useful Integration of Extra Nodes and the Leakage Current in Digital Circuits

Leakage Reduction by Modified Stacking and Optimum ISO Input Loading in CMOS Devices

Leakage power and delay analysis of LECTOR based CMOS circuits

VSECURE: Active & standby subthreshold leakage current reduction technique

Similar Documents

Novel circuit technique for reduction of active drain current in series/parallel PMOS transistors stack

Novel circuit technique for reduction of active drain current in low leakage digital VLSI circuits

A novel leakage power reduction technique for CMOS circuit design

An Overview of Various Leakage Power Reduction Techniques in Deep Submicron Technologies

Analysis of leakage feedback technique

A new technique for standby leakage reduction in high-performance circuits

A Useful Integration of Extra Nodes and the Leakage Current in Digital Circuits

Leakage Reduction by Modified Stacking and Optimum ISO Input Loading in CMOS Devices

Leakage power and delay analysis of LECTOR based CMOS circuits

VSECURE: Active & standby subthreshold leakage current reduction technique