NDLI: Filtering delay jitter in timestamp stream for clock’s drift compensation system

Content Provider	IEEE Xplore Digital Library
Author	Quan Yujuan Liu Guixiong Liu Bo
Copyright Year	2008
Description	Author affiliation: Coll. of Mech. Eng., South China Univ. of Technol., Guangzhou (Quan Yujuan)
Abstract	In time synchronization, poor stability of cheep crystal oscillator would wipe out all the efforts on reducing synchronization error while the cost of high stability crystal oscillator limits the using scope of measurement and control system. Therefore, the paper proposes a new analysis for time synchronization algorithms that compensating the drift of local clock by the use of timestamp stream, and the demonstrate process of it is also presented. By simulation, it shows that the delay in an industry Ethernet environment is jitter with a much higher frequency relative to that of a clock drift. And based on the simulation results, a conclusion issues that if the filter used in the digital PLL of the compensate system be carefully designed, all the jitter occur in the industry Ethernet will be filtered out to ensure the efficiency of the presented time synchronization algorithm. No assumption on constant timestamp period is necessary here while some other similar methods must keep to that assumption.
Starting Page	1594
Ending Page	1597
File Size	128301
Page Count	4
File Format	PDF
ISBN	9781424421138
DOI	10.1109/WCICA.2008.4593156
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-25
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Synchronization Jitter Delay Clocks Timing Ethernet networks Real time systems timestamp delay jitter filter drift compensation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new real-time Ethernet for numeric control

Compensation Local Clock_s Drift by Timestamp Stream

Delay compensation method for time synchronization in wireless sensor networks

A High-Precision Time Synchronization Algorithm Based on Selective Software Switch

IEEE-1588 and Synchronous Ethernet in Telecom

Clock Synchronization Algorithm Derivation and Realization for Network Control System

Enhancement for a clock synchronization protocol in heterogeneous networks

New simulation and test results for IEEE 802.1AS timing performance

Overview and timing performance of IEEE 802.1AS

Filtering delay jitter in timestamp stream for clock’s drift compensation system

Similar Documents

A new real-time Ethernet for numeric control

Compensation Local Clock_s Drift by Timestamp Stream

Delay compensation method for time synchronization in wireless sensor networks

A High-Precision Time Synchronization Algorithm Based on Selective Software Switch

IEEE-1588 and Synchronous Ethernet in Telecom

Clock Synchronization Algorithm Derivation and Realization for Network Control System

Enhancement for a clock synchronization protocol in heterogeneous networks

New simulation and test results for IEEE 802.1AS timing performance

Overview and timing performance of IEEE 802.1AS

Filtering delay jitter in timestamp stream for clock’s drift compensation system