NDLI: Averaged model of the 31-level packed U cells converter

Content Provider	IEEE Xplore Digital Library
Author	Ounejjar, Y. Al-Haddad, K. Alolah, A.I.
Copyright Year	2011
Description	Author affiliation: ÉCOLE DE TECHNOLOGIE SUPÉRIEURE, Canada Research chair in Electric Energy Conversion and Power Electronics, Département de génie électrique, 1100, Notre-Dame Ouest, Montréal (Québec) H3C 1K3, Alfaisal University, College of Engineering, Riyadh, Saudi Arabia (Ounejjar, Y.; Al-Haddad, K.; Alolah, A.I.)
Abstract	In this paper, authors presents a novel competitive 31-level converter which makes use of small number of power switches and passive components. In case of DC/AC conversion, the proposed 31-level inverter allows a nearly sinusoidal output voltage resulting on a perfectly sinusoidal load current. In case of AC/DC conversion, it presents a reduced impact on the utility supply and a good energetic efficiency. An average model of the proposed converter is performed and a control strategy is designed in order to draw a nearly sinusoidal current and voltage. Active and passive filters can thus be avoided resulting on a highest energetic efficiency and a reduced installation cost. The proposed converter presents also the possibility and the simplicity of changing the number of voltage levels only by acting on-line on the ratios of the desired output voltages. The modeling and control strategy of the proposed 31-level converter were verified by simulation. The good performance of the control strategy during steady state and transient regimes is reported.
Starting Page	1831
Ending Page	1836
File Size	471535
Page Count	6
File Format	PDF
ISBN	9781424493104
e-ISBN	9781424493128
e-ISBN	9781424493111
DOI	10.1109/ISIE.2011.5984436
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-27
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inverters Rectifiers Voltage control Capacitors Topology Harmonic analysis Load modeling rectifier multilevel converters harmonics PUC power quality inverter
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in