NDLI: Intra- and inter-circuit network for Petri nets based components

Content Provider	IEEE Xplore Digital Library
Author	Ferreira, R. Costa, A. Gomes, L.
Copyright Year	2011
Description	Author affiliation: Universidade Nova de Lisboa - Faculdade de Ciências e Tecnologia, Portugal (Ferreira, R.; Costa, A.; Gomes, L.)
Abstract	This paper aims to present a development environment that enables the automatic code generation amenable for the interconnection of components obtained as a result of the partition of a Petri net model addressing its distributed execution using networked controllers (including microcontrollers and FPGAs devices, as well as specific controllers based on PLCs and general purpose PCs). The proposed interconnection solution is based on a Network-on-Chip solution supporting communications based on RS-232 serial protocol (although it can operate at higher transmission rates), for intra-circuit as well as inter-circuits interconnectivity. Being a well-accepted protocol in the industry, the proposed solution integrates existing modules that use the RS232 interface without having to redesign the whole communication system. Implementation platforms used for testing solution include Xilinx reconfigurable platforms, namely Spartan3 and Virtex FPGAs, as well as low cost microcontrollers, namely Microchip PIC18F4620, and general purpose PCs; industrial PCs, PLCs or other platforms with an RS-232 serial port can be easily integrated. A ring topology was selected to allow greater flexibility. The proposed architecture and protocol will be described. Finally, an example will be presented where, starting from the Petri nets model, the flow of development will be presented.
Starting Page	1529
Ending Page	1534
File Size	2170532
Page Count	6
File Format	PDF
ISBN	9781424493104
e-ISBN	9781424493128
e-ISBN	9781424493111
DOI	10.1109/ISIE.2011.5984387
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-27
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Petri nets Network topology Topology Protocols Bridges Microcontrollers Integrated circuit interconnections distributed execution network-on-chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in