NDLI: A novel algorithmic approach for logic synthesis engine design

Content Provider	IEEE Xplore Digital Library
Author	Arora, H. Banerjee, A. Jidge, R.R.
Copyright Year	2013
Description	Author affiliation: Sch. of Comput. Sci. & Eng., Univ., Vellore, India (Arora, H.; Banerjee, A.; Jidge, R.R.)
Abstract	Logic Synthesis is a novel architectural method used in VLSI design cycle by which technology independent, architectural and algorithmic high level description (like: RTL: Register Transfer Level) of a complex electronic circuit is converted into optimized gate (transistor) level netlist. In Boolean algebraic factorization, a logic expression is considered as polynomials. The conventional methods, like: Truth table, K-Map, SOP and POS forms yield satisfactory results for the Boolean functions comprises of AND/OR expressions. But these methods are not able to derive optimal Boolean factorization for Multiplexer and AND/OR/XOR intensive functions. In the proposed work, we plan to investigate and analyze wide detailed insight into a state of the art minimization algorithm employing data structure to form the basis for synthesis engine. We plan to go step by step of a Binary Decision Diagram (BDD) formation and reduction and will analyze in detail for optimal and enhanced performance. As the time and space complexities of the circuit greatly depend on the number of nodes of the BDD, a proper ordering of the input variables is essential to derive the optimal ROBDD (Reduce Ordered BDD). Our work plans to propose a heuristic approach to derive proper ordering of the input variables for BDD tree with minimum computation to reduce the space complexity of the circuit.
Sponsorship	IEEE Kerala Sect.
Starting Page	785
Ending Page	790
File Size	347603
Page Count	6
File Format	PDF
ISBN	9781467350891
e-ISBN	9781467350907
DOI	10.1109/iMac4s.2013.6526513
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-03-22
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Boolean functions BDD Input variables Variable ordering Logic minimization Logic gates Data structures Educational institutions Complexity theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel binary decision diagram variable ordering approach on phased mission system

A Novel Variable Ordering Heuristic for BDD-based K-Terminal Reliability

Minimum average path length in BDDs based on static variable ordering

Efficient Analysis of Fault Trees with Voting Gates

IDGBDD: The novel use of ID3 to improve Genetic algorithm in BDD reordering

A new representation and simplification method of logic function

A global approach to the variable ordering problem in PSBDDs

Bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis

Parallel Decomposition in Logic Synthesis

A novel algorithmic approach for logic synthesis engine design

Similar Documents

A novel binary decision diagram variable ordering approach on phased mission system

A Novel Variable Ordering Heuristic for BDD-based K-Terminal Reliability

Minimum average path length in BDDs based on static variable ordering

Efficient Analysis of Fault Trees with Voting Gates

IDGBDD: The novel use of ID3 to improve Genetic algorithm in BDD reordering

A new representation and simplification method of logic function

A global approach to the variable ordering problem in PSBDDs

Bottom-up disjoint-support decomposition based on cofactor and boolean difference analysis

Parallel Decomposition in Logic Synthesis

A novel algorithmic approach for logic synthesis engine design