NDLI: Investigation of solder creep behavior on wafer level CSP under thermal cycling loading

Content Provider	IEEE Xplore Digital Library
Author	Kai-Chiang Wu Kuo-Ning Chiang
Copyright Year	2014
Description	Author affiliation: Dept. of Power Mech. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan (Kai-Chiang Wu; Kuo-Ning Chiang)
Abstract	The industry keeps driving further miniaturization of electronic packaging for portable and handheld products, and wafer level chip scaling package (WLCSP) has high potential to fulfill these requirements. Larger chip can accommodate more functions. However, fatigue failure of WLCSP solder joint caused by material coefficient of thermal expansion (CTE) mismatch is getting worse due to chip size increase. Researches of WLCSP design optimization for solder joint reliability enhancement are available in the literature, such as the effect of die thickness and printed circuit board (PCB) thickness, but not detail to the study on solder joint creep behavior along thermal cycling ramp and dwell period. In this paper, the solder joint creep behavior on WLCSP with different die thickness under thermal cycling loading will be studied. This study will leverage an ultra large die, 14mm × 14mm full array WLCSP with 0.4mm ball pitch, 0.25mm ball size and SAC ball material, as test vehicle and apply JEDEC compliant thermal cycling profile with 10 minutes of dwell time and 10 minutes of ramp time for simulation result validation. Finite element models (FEM) with Garofalo-Arrhenius creep constitutive equation is conducted for solder joint creep behavior analysis. The result of the thermal cycling experimental test show good agreement with the FEM model. The FEM result using thin die approach will explain the mechanism of solder joint creep accumulation during thermal cycling loading, and the finding of die to PCB thickness ratio can be design reference for system designer.
Sponsorship	Japan Coun. CPMT Chapt.
Starting Page	498
Ending Page	501
File Size	567074
Page Count	4
File Format	PDF
e-ISBN	9784904090114
DOI	10.1109/ICEP.2014.6826729
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-04-23
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	JIEP
Subject Keyword	Creep WLCSP Silicon Finite element analysis Reliability Soldering Stress Strain Finite element
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reliability Assessment of Packaging Solder Joints Under Different Thermal Cycle Loading Rates

Influence of compliant layer thickness on stress and strain of solder joints in wafer level chip scale package under thermal cycle

Influence of compliant layer thickness on stress and strain of solder joints in wafer level chip scale package under thermal cycle

Damage behavior and life prediction for lead-free solder joints in a CSP assembly under thermal cycling

Thermo-mechanical reliability of 3D package under different thermal cycling

Thermo-mechanical reliability of 3D package under different thermal cycling

Board level solder joint reliability modeling of Embedded Wafer Level BGA (eWLB) packages under temperature cycling test conditions

Effect of solder joint size on fatigue life of WL-CSP under accelerated thermal cycling using FEM

Effect of thermal shock profile on solder joint of WLCSP

Investigation of solder creep behavior on wafer level CSP under thermal cycling loading

Similar Documents

Reliability Assessment of Packaging Solder Joints Under Different Thermal Cycle Loading Rates

Influence of compliant layer thickness on stress and strain of solder joints in wafer level chip scale package under thermal cycle

Influence of compliant layer thickness on stress and strain of solder joints in wafer level chip scale package under thermal cycle

Damage behavior and life prediction for lead-free solder joints in a CSP assembly under thermal cycling

Thermo-mechanical reliability of 3D package under different thermal cycling

Thermo-mechanical reliability of 3D package under different thermal cycling

Board level solder joint reliability modeling of Embedded Wafer Level BGA (eWLB) packages under temperature cycling test conditions

Effect of solder joint size on fatigue life of WL-CSP under accelerated thermal cycling using FEM

Effect of thermal shock profile on solder joint of WLCSP

Investigation of solder creep behavior on wafer level CSP under thermal cycling loading