NDLI: Dynamic push-pull operational amplifier for AMLCD common voltage driver using minimum current limiting circuit

Content Provider	IEEE Xplore Digital Library
Author	Seungchul Jung Young-Jin Woo Tae-Kyu Nam Jin-Yong Jeon Gyu-Ha Cho Gyu-Hyeong Cho
Copyright Year	2010
Description	Author affiliation: JDA Technology, Daejeon, South Korea (Gyu-Ha Cho) \|\| KAIST, Daejeon, South Korea (Seungchul Jung; Young-Jin Woo; Jin-Yong Jeon; Gyu-Hyeong Cho) \|\| Silicon Works, Daejeon, South Korea (Tae-Kyu Nam)
Abstract	This paper reports a Class AB output stage based on a complementary common source with a minimum current limiting circuit. The non-active transistor in the output stage remains slightly turned on to react immediately for the opposite operation. The quiescent current of the output stage is defined by the proposed minimum current limiting circuit. This operational amplifier is designed for an AMLCD common voltage driver and fabricated by MagnaChip 18V 0.35µm CMOS process. The operation range of the supply voltage is from 5V to 16V and the total quiescent current is independent of temperature variation from −40°C to 120°C. On a single 8V supply, the operational amplifier has 1.37mA quiescent current including the bias generation block. The offset voltage is measured from −3.2mV to 5.4mV for 80 samples. The maximum transient current capacity is measured 200mA. The bandwidth is 15MHz with 62° phase margin and the slew-rate is measured 29.9V/µs (rising) and 45.0V/µs (falling).
Starting Page	1
Ending Page	4
File Size	496219
Page Count	4
File Format	PDF
ISBN	9781424457588
ISSN	21523630
e-ISBN	9781424457601
DOI	10.1109/CICC.2010.5617616
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transistors Driver circuits Operational amplifiers Logic gates Active matrix liquid crystal displays Limiting Current measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of polysilicon TFT operational amplifier for analog TFT AMLCD driver

A Column Driver with Low-Power Area-Efficient Push-Pull Buffer Amplifiers for Active-Matrix LCDs

A new rail-to-rail driving scheme and a low-power high-speed output buffer amplifier for AMLCD column driver application

A 10b linear interpolation DAC using body-transconductance control for AMLCD column driver

A Sampling Switch Design for Liquid Crystal Displays

Low quiescent current high speed amplifier for LCD column driver

Self-biased dual-path push-pull output buffer amplifier topology for LCD driver applications

A piecewise-linear 10b DAC architecture with drain-current modulation for compact AMLCD driver ICs

Offset-compensated operational amplifier for gray voltage generation of 262,144 color QVGA LCD driver IC

Dynamic push-pull operational amplifier for AMLCD common voltage driver using minimum current limiting circuit

Similar Documents

Design of polysilicon TFT operational amplifier for analog TFT AMLCD driver

A Column Driver with Low-Power Area-Efficient Push-Pull Buffer Amplifiers for Active-Matrix LCDs

A new rail-to-rail driving scheme and a low-power high-speed output buffer amplifier for AMLCD column driver application

A 10b linear interpolation DAC using body-transconductance control for AMLCD column driver

A Sampling Switch Design for Liquid Crystal Displays

Low quiescent current high speed amplifier for LCD column driver

Self-biased dual-path push-pull output buffer amplifier topology for LCD driver applications

A piecewise-linear 10b DAC architecture with drain-current modulation for compact AMLCD driver ICs

Offset-compensated operational amplifier for gray voltage generation of 262,144 color QVGA LCD driver IC

Dynamic push-pull operational amplifier for AMLCD common voltage driver using minimum current limiting circuit