NDLI: From statistical model checking to statistical model inference: Characterizing the effect of process variations in analog circuits

Content Provider	IEEE Xplore Digital Library
Author	Yan Zhang Sankaranarayanan, S. Somenzi, F. Xin Chen Abraham, E.
Copyright Year	2013
Description	Author affiliation: RWTH Aachen Univ., Aachen, Germany (Xin Chen; Abraham, E.) \|\| Univ. of Colorado at Boulder, Boulder, CO, USA (Yan Zhang; Sankaranarayanan, S.; Somenzi, F.)
Abstract	This paper studies the effect of parameter variation on the behavior of analog circuits at the transistor (netlist) level. It is well known that variation in key circuit parameters can often adversely impact the correctness and performance of analog circuits during fabrication. An important problem lies in characterizing a safe subset of the parameter space for which the circuit can be guaranteed to satisfy the design specification. Due to the sheer size and complexity of analog circuits, a formal approach to the problem remains out of reach, especially at the transistor level. Therefore, we present a statistical model inference approach that exploits recent advances in statistical verification techniques. Our approach uses extensive circuit simulations to infer polynomials that approximate the behavior of a circuit. A procedure inspired by statistical model checking is then introduced to produce “statistically sound” models that extend the polynomial approximation. The resulting model can be viewed as a statistically guaranteed over-approximation of the circuit behavior. The proposed technique is demonstrated with two case studies in which it identifies subsets of parameters that satisfy the design specifications.
Sponsorship	IEEE Counc. Electron. Design Autom.
Starting Page	662
Ending Page	669
File Size	941424
Page Count	8
File Format	PDF
ISBN	9781479910717
ISSN	10923152
DOI	10.1109/ICCAD.2013.6691186
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Polynomials Computational modeling Integrated circuit modeling Analog circuits Testing Least squares approximations
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sparse statistical model inference for analog circuits under process variations

From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits

On behavioral model equivalence checking for large analog/mixed signal systems

Design automation towards reliable analog integrated circuits

First steps towards SAT-based formal analog verification

Analog Layout Generator for CMOS Circuits

Behavioral modeling of analog circuits by wavelet collocation method

Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling

Design Automation for Analog: The Next Generation of Tool Challenges

From statistical model checking to statistical model inference: Characterizing the effect of process variations in analog circuits

Similar Documents

Sparse statistical model inference for analog circuits under process variations

From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits

On behavioral model equivalence checking for large analog/mixed signal systems

Design automation towards reliable analog integrated circuits

First steps towards SAT-based formal analog verification

Analog Layout Generator for CMOS Circuits

Behavioral modeling of analog circuits by wavelet collocation method

Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling

Design Automation for Analog: The Next Generation of Tool Challenges

From statistical model checking to statistical model inference: Characterizing the effect of process variations in analog circuits