NDLI: DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems

Content Provider	IEEE Xplore Digital Library
Author	Tuo Li Shafique, M. Rehman, S. Ambrose, J.A. Henkel, J. Parameswaran, S.
Copyright Year	2013
Description	Author affiliation: Sch. of Comput. Sci. & Eng., Univ. of New South Wales, Sydney, NSW, Australia (Tuo Li; Ambrose, J.A.; Parameswaran, S.) \|\| Dept. of Embedded Syst., Karlsruhe Inst. of Technol., Karlsruhe, Germany (Shafique, M.; Rehman, S.; Henkel, J.)
Abstract	Soft error has become a major adverse effect in CMOS based electronic systems. Mitigating soft error requires enhancing the underlying system with error recovery functionality, which typically leads to considerable design cost overhead, in terms of performance, power and area. For embedded systems, where stringent design constraints apply, such cost must be properly bounded. In this paper, we propose a HW/SW methodology DHASER, which enables efficient error recovery functionality for embedded ASIP-based multi-core systems. DHASER consists of three main parts: task level correctness (TLC) analysis, TLC-based processor/core customization, and runtime reliability-aware task management mechanism. It enables each individual ASIP-based processing core to dynamically adapt its specific error recovery functionality according to the corresponding task's characteristics (i.e., soft error vulnerability and execution time deadline). The goal is to optimize the overall system reliability while considering performance/throughput. The experimental results have shown that DHASER can significantly improve the reliability of the system, with little cost overhead, in comparison to the state-of-art counterparts.
Sponsorship	IEEE Counc. Electron. Design Autom.
Starting Page	646
Ending Page	653
File Size	788892
Page Count	8
File Format	PDF
ISBN	9781479910717
ISSN	10923152
DOI	10.1109/ICCAD.2013.6691184
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Runtime Multicore processing Redundancy Adaptation models Optimization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems

RASTER: Runtime adaptive spatial/temporal error resiliency for embedded processors

RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors

Thread-criticality aware dynamic cache reconfiguration in multi-core system

Process variation aware performance modeling and dynamic power management for multi-core systems

A hybrid local-global approach for multi-core thermal management

Process-level virtualization for runtime adaptation of embedded software

Hera-JVM:a runtime system for heterogeneous multi-core architectures

Dynamic compilation for energy adaptation

DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems

Similar Documents

DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems

RASTER: Runtime adaptive spatial/temporal error resiliency for embedded processors

RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors

Thread-criticality aware dynamic cache reconfiguration in multi-core system

Process variation aware performance modeling and dynamic power management for multi-core systems

A hybrid local-global approach for multi-core thermal management

Process-level virtualization for runtime adaptation of embedded software

Hera-JVM:a runtime system for heterogeneous multi-core architectures

Dynamic compilation for energy adaptation

DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems