NDLI: Bayesian Model Fusion: A statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits

Content Provider	IEEE Xplore Digital Library
Author	Xin Li Fa Wang Shupeng Sun Chenjie Gu
Copyright Year	2013
Description	Author affiliation: Strategic CAD Labs., Intel Corp., Hillsboro, OR, USA (Chenjie Gu) \|\| ECE Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA (Xin Li; Fa Wang; Shupeng Sun)
Abstract	In this paper, we describe a novel statistical framework, referred to as Bayesian Model Fusion (BMF), that allows us to minimize the simulation and/or measurement cost for both pre-silicon validation and post-silicon tuning of analog and mixed-signal (AMS) circuits with consideration of large-scale process variations. The BMF technique is motivated by the fact that today's AMS design cycle typically spans multiple stages (e.g., schematic design, layout design, first tape-out, second tape-out, etc.). Hence, we can reuse the simulation and/or measurement data collected at an early stage to facilitate efficient validation and tuning of AMS circuits with a minimal amount of data at the late stage. The efficacy of BMF is demonstrated by using several industrial circuit examples.
Sponsorship	IEEE Counc. Electron. Design Autom.
Starting Page	795
Ending Page	802
File Size	727617
Page Count	8
File Format	PDF
ISBN	9781479910717
ISSN	10923152
DOI	10.1109/ICCAD.2013.6691204
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Estimation Tuning Standards Integrated circuit modeling Solid modeling Bayes methods Gaussian distribution
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits

Post-silicon performance modeling and tuning of analog/mixed-signal circuits via Bayesian Model Fusion

Post-silicon performance modeling and tuning of analog/mixed- signal circuits via bayesian model fusion (invited special session paper).

Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion

Efficient Pre-Silicon Validation and Post-Silicon Tuning of Self-Healing Analog/RF Integrated Circuits

Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits

Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization

Post-silicon performance modeling and tuning of analog/mixed-signal circuits via Bayesian model fusion

1 bmf-bd: bayesian model fusion on bernoulli distribution for efficient yield estimation of integrated circuits.

Bayesian Model Fusion: A statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits

Similar Documents

Bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits

Post-silicon performance modeling and tuning of analog/mixed-signal circuits via Bayesian Model Fusion

Post-silicon performance modeling and tuning of analog/mixed- signal circuits via bayesian model fusion (invited special session paper).

Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion

Efficient Pre-Silicon Validation and Post-Silicon Tuning of Self-Healing Analog/RF Integrated Circuits

Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits

Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization

Post-silicon performance modeling and tuning of analog/mixed-signal circuits via Bayesian model fusion

1 bmf-bd: bayesian model fusion on bernoulli distribution for efficient yield estimation of integrated circuits.

Bayesian Model Fusion: A statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits