NDLI: QUIETEST: a quiescent current testing methodology for detecting leakage faults

Content Provider	IEEE Xplore Digital Library
Author	Mao, W. Gulati, R.K. Goel, D.K. Ciletti, M.D.
Copyright Year	1990
Description	Author affiliation: Ford Microelectron. Inc., Colorado Springs, CO, USA (Mao, W.; Gulati, R.K.)
Abstract	A hierarchical leakage fault analysis methodology is proposed for IDDQ (quiescent power supply current) testing of VLSI CMOS circuits. A software system, QUIETEST, has been developed on the basis of this methodology. The software can select a small number of test vectors for IDDQ testing from the provided functional test set. Therefore, the total test time for IDDQ measurements can be reduced significantly to make IDDQ testing of VLSI CMOS circuits feasible in a production test environment. For two VLSI circuits QUIETEST was able to select less than 1% of functional test vectors from the full test set for covering as many leakage faults as would be covered if IDDQ was measured upon the application of 100% of the vectors.<>
Starting Page	280
Ending Page	283
File Size	364135
Page Count	4
File Format	PDF
ISBN	0818620552
DOI	10.1109/ICCAD.1990.129902
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-11-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Leak detection Fault detection Circuit testing Circuit faults Very large scale integration Production Software testing Electrical fault detection Semiconductor device modeling Current supplies
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Iddq fault model generation for BiCMOS and CMOS circuits

An analysis and testing of operation induced faults in MOS VLSI

Analysis and detection of faults in emitter coupled logic (ECL) devices

Detection of faults in ECL storage elements

Quiescent current estimation for current testing

Quality considerations in delay fault testing

Automatic Test Generation for Stuck-Open Faults in CMOS VLSI

Mixed-mode timing simulation for accurate CMOS bridging fault detection

Is IDDQ testing not applicable for deep submicron VLSI in year 2011?

QUIETEST: a quiescent current testing methodology for detecting leakage faults

Similar Documents

Iddq fault model generation for BiCMOS and CMOS circuits

An analysis and testing of operation induced faults in MOS VLSI

Analysis and detection of faults in emitter coupled logic (ECL) devices

Detection of faults in ECL storage elements

Quiescent current estimation for current testing

Quality considerations in delay fault testing

Automatic Test Generation for Stuck-Open Faults in CMOS VLSI

Mixed-mode timing simulation for accurate CMOS bridging fault detection

Is IDDQ testing not applicable for deep submicron VLSI in year 2011?

QUIETEST: a quiescent current testing methodology for detecting leakage faults