NDLI: Designing band-to-band tunneling field-effect transistors with 2D semiconductors for next-generation low-power VLSI

Content Provider	IEEE Xplore Digital Library
Author	Cao, Wei Jiang, Junkai Kang, Jiahao Sarkar, Deblina Liu, Wei Banerjee, Kaustav
Copyright Year	2015
Description	Author affiliation: Department of Electrical and Computer Engineering, University of California, Santa Barbara, CA, 93106-9560, USA (Cao, Wei; Jiang, Junkai; Kang, Jiahao; Sarkar, Deblina; Liu, Wei; Banerjee, Kaustav)
Abstract	Tunneling field-effect transistors (TFETs) are well known for their potential in low power electronics. The emerging two-dimensional (2D) semiconductors provide an excellent platform for constructing TFETs with desired properties. In this paper, by employing non-equilibrium Green's function (NEGF) based quantum transport simulations, 2D semiconductor based TFETs are innovatively designed and optimized, in terms of performance, energy efficiency, and scalability (up to 3 nm gate length, Lg) improvement w.r.t. ITRS requirements. Firstly, it is found that 2D homojunction TFETs (HMJTs) do not help in low-power very large-scale integration (VLSI), and the cause is identified to be their weak onset strength. Secondly, in order to enhance the onset strength, heterojunction TFET (HTJT) with judiciously selected material combination (WTe2-MoS2), optimized doping concentration, and most importantly, the gated Esaki diode (GED) structure is designed. It is found that the designed TFET provides significant improvement in performance and energy efficiency w.r.t. ITRS requirements, up to Lg = 9 nm. However, it is found that TFET with MoS2 as channel material begins to suffer from source-to-drain tunneling leakage (SDTL) at Lg = 6 nm, which is even earlier than that of its MOSFET counterpart. The cause is identified to be the band-to-band tunneling nature of carrier transport in TFETs in the entire operation region of interest. Thirdly, in order to overcome this scaling obstacle, broken-gap HTJT aided by innovative use of anisotropic and high effective mass 2D material (to fully exploit the advantage of the GED structure) is proposed. The proposed novel TFET is found capable of scaling up to Lg = 3 nm. Furthermore, an energy-delay benchmark is provided for the proposed devices from Lg = 12 nm to 3 nm. Finally, a predictive analysis is provided on the prospects of applying the proposed 2D TFETs for high-density 3D logic integration as a promising pathway for beyond Lg = 3 nm, in terms of alleviating the challenging issue of thermal dissipation in 3D ICs.
File Size	2804372
File Format	PDF
ISSN	2156017X
e-ISBN	9781467398947
DOI	10.1109/IEDM.2015.7409682
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Tunneling Doping Three-dimensional displays Logic gates MOSFET Junctions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in