NDLI: Amnesia in layered insulator FET memory devices

Content Provider	IEEE Xplore Digital Library
Author	Ferris-Prabhu, A.V. Lareau, L.J.
Copyright Year	1973
Description	Author affiliation: IBM System Products Division, Essex Junction, Vermont (Ferris-Prabhu, A.V.)
Abstract	A retention time theory is developed for layered insulator FET (LIFET) memory devices in which the dominant cause of amnesia is attributed to tunnelling of charge back to the silicon. The theory incorporates the effect of surface states and the time dependence of the electric fields in the insulators. An equation for the threshold voltage correct to first order in the electric field is derived and solved exactly. To facilitate comparison with other theories, the solution is given in expressions valid over several decades of time. The solution predicts in agreement with experimental results that after a delay time which is exponentially dependent on the initial threshold voltage, the oxide thickness and the surface state density, the threshold voltage decays logarithmically eventually tailing off exponentially. In the logarithmic regime the decay rate varies as the inverse square of the oxide thickness, the square root of the trap depth and inversely as the rate at which the density of surface states increases. The calculated decay rate is found consistently to be lower for alumina devices than for nitride devices. The effect on the decay rate of trap depth, density of surface states, thickness of each of the two insulators, the dielectric constant of the thicker insulator and the initial threshold voltage are carefully examined and the results presented in the form of graphs and tables to provide guidance for memory product design.
Starting Page	75
Ending Page	77
File Size	199214
Page Count	3
File Format	PDF
DOI	10.1109/IEDM.1973.188652
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1973-12-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FETs Dielectrics and electrical insulation Threshold voltage Tunneling Silicon Equations Delay effects Dielectric constant Product design Logic devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Effects of SiO2 Thickness Variation on the Operation of Direct-Tunneling Mode MNOS Memory Transistors

M.N.O.S. Non-Volatile Quad Latch

A Viable NDRO FERRAM Dielectric Structure

Instabilities in Double Dielectric Structures

Improved Vt Stability of SNOS FETs by Oxygen Annealing

Analysis of gate dielectrics for SiC power UMOSFETS

Ballistic quantum transport in nano-scale Schottky barrier tunnel transistors

A performance analysis of Hetero- Dielectric Dual-Material-Gate silicon-on-insulator tunnel field effect transistors (HD-DMG SOI TFETs)

A Survey of Radiation-Induced Perturbations in Metal-Insulator-Semiconductor Structures

Amnesia in layered insulator FET memory devices

Similar Documents

The Effects of SiO2 Thickness Variation on the Operation of Direct-Tunneling Mode MNOS Memory Transistors

M.N.O.S. Non-Volatile Quad Latch

A Viable NDRO FERRAM Dielectric Structure

Instabilities in Double Dielectric Structures

Improved Vt Stability of SNOS FETs by Oxygen Annealing

Analysis of gate dielectrics for SiC power UMOSFETS

Ballistic quantum transport in nano-scale Schottky barrier tunnel transistors

A performance analysis of Hetero- Dielectric Dual-Material-Gate silicon-on-insulator tunnel field effect transistors (HD-DMG SOI TFETs)

A Survey of Radiation-Induced Perturbations in Metal-Insulator-Semiconductor Structures

Amnesia in layered insulator FET memory devices