NDLI: Compact modelling of cyclostationary noise in semiconductor devices: a critical discussion

Please wait, while we are loading the content...

2015 IEEE International Electron Devices Meeting (IEDM)

2013 IEEE International Electron Devices Meeting

2012 International Electron Devices Meeting

2011 International Electron Devices Meeting

2010 International Electron Devices Meeting

2009 IEEE International Electron Devices Meeting (IEDM)

2008 IEEE International Electron Devices Meeting

2007 IEEE International Electron Devices Meeting

2006 International Electron Devices Meeting

IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.

IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.

IEEE International Electron Devices Meeting 2003

Digest. International Electron Devices Meeting,

International Electron Devices Meeting. Technical Digest (Cat. No.02CH37358)

Lithography for sub-90nm applications

Chip technologies for Entertainment Robots - present and future

Photonic bandgap based designs for nano-photonic integrated circuits

Strained silicon MOSFET technology

Novel locally strained channel technique for high performance 55nm CMOS

Design for scaled thin film strained-SOI CMOS devices with higher carrier mobility

Low-frequency noise characteristics in SiGe channel heterostructure dynamic threshold pMOSFET (HDTMOS)

Temperature dependent channel backscattering coefficients in nanoscale MOSFETs

Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs

Experimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nm

Examination of hole mobility in ultra-thin body SOI MOSFETs

65 nm CMOS technology (CMOS5) with high density embedded memories for broadband microprocessor applications

A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell

A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications

50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications

A 90 nm communication technology featuring SiGe HBT transistors, RF CMOS, precision R-L-C RF elements and 1 /spl $mu/m^{2}$ 6-T SRAM cell

High performance copper and low-k interconnect technology fully compatible to 90nm-node SOC application (CMOS4)

High speed InP-based HBTs and OEICs

Single photons and entangled photons from a quantum dot

High efficient 820 nm MOS Ge quantum dot photodetectors for short-reach integrated optical receivers with 1300 and 1550 nm sensitivity

Experimental demonstration of a QCA shift register and analysis of errors

Novel light emitting device with ultrafast color switching

Degradation mechanisms of GaN-based LEDs after accelerated DC current aging

HiSIM: a MOSFET model for circuit simulation connecting circuit performance with technology

A three-transistor threshold voltage model for halo processes

Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance

The effective drive current in CMOS inverters

Scattering matrix based compact MOSFET model

Compact modeling of drain and gate current noise for RF CMOS

Compact modelling of cyclostationary noise in semiconductor devices: a critical discussion

New, closed-form compact model for the cyclostationary noise and LS conversion behaviour of RF junction diodes

Correlated defect generation in thin oxides and its impact on Flash reliability

Statistics of successive breakdown events for ultra-thin gate oxides

Statistically independent soft breakdowns redefine oxide reliability specifications

A new model of time evolution of gate leakage current after soft breakdown in ultra-thin gate oxides

Spectroscopic analysis of trap assisted tunneling in thin oxides by means of substrate hot electron injection experiments

Dielectric breakdown induced epitaxy in ultrathin gate oxide - a reliability concern

Drain-accelerated degradation of tunnel oxides in Flash memories

Observation of hot-carrier-induced nFET gate-oxide breakdown in dynamically stressed CMOS circuits

Single-electron random-number generator (RNG) for highly secure ubiquitous computing applications

Effects of ultra-narrow channel on characteristics of MOSFET memory with silicon nanocrystal floating gates

Quantum-well memory device (QWMD) with extremely good charge retention

Silicon-rich-oxides as an alternative charge-trapping medium in Fowler-Nordheim and hot carrier type non-volatile-memory cells

Novel colossal magnetoresistive thin film nonvolatile resistance random access memory (RRAM)

Recent progress in modularly integrated MEMS technologies

Integrated surface-micromachined z-axis frame microgyroscope

A self-assembly conductive device for direct DNA identification in integrated microarray based system

A DNA prism: physical principles for optimizing a microfabricated DNA separation device

Amorphous silicon pixel amplifier with /spl Delta/V/sub T/ compensation for low noise digital fluoroscopy

Mass production worthy HfO/sub 2/-Al/sub 2/O/sub 3/ laminate capacitor technology using Hf liquid precursor for sub-100 nm DRAMs

Niobia-stabilized tantalum pentoxide (NST) - novel high-k dielectrics for low-temperature process of MIM capacitors

Mass-productive ultra-low temperature ALD SiO/sub 2/ process promising for sub-90 nm memory and logic devices

Novel shallow trench isolation process using flowable oxide CVD for sub-100 nm DRAM

Highly reliable MONOS devices with optimized silicon nitride film having deuterium terminated charge traps

Characterization and comparison of two metal-insulator-metal capacitor schemes in 0.13 /spl mu/m copper dual damascene metallization process for mixed-mode and RF applications

Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation

FinFET scaling to 10 nm gate length

25 nm CMOS Omega FETs

FinFET process refinements for improved mobility and gate work function engineering

SON (Silicon-On-Nothing) P-MOSFETs with totally silicided (CoSi/sub 2/) polysilicon on 5 nm-thick Si-films: the simplest way to integration of metal gates on thin FD channels

Extreme scaling with ultra-thin Si channel MOSFETs

Nickel silicide metal gate FDSOI devices with improved gate oxide leakage

Fully depleted surrounding gate transistor (SGT) for 70 nm DRAM and beyond

Carbon nanotube electronics

Short-channel like effects in Schottky barrier carbon nanotube field-effect transistors

I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q

Polymeric integrated circuits: fabrication and first characterisation

High efficient 850 nm and 1,310 nm multiple quantum well SiGe/Si heterojunction phototransistors with 1.25 plus GHz bandwidth (850 nm)

Determination of the line edge roughness specification for 34 nm devices

Line edge roughness: characterization, modeling and impact on device behavior

Investigation of realistic dopant fluctuation induced device characteristics variation for sub-100 nm CMOS by using atomistic 3D process/device simulator

An effective loop inductance model for general non-orthogonal interconnect with random capacitive coupling

Optimal global interconnecting devices for GSI

Modelling and analysis of power dissipation in single electron logic

The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction

Neutron-induced soft errors, latchup, and comparison of SER test methods for SRAM technologies

Soft errors in SRAM devices induced by high energy neutrons, thermal neutrons and alpha particles

Non-uniform conduction induced reverse channel length dependence of ESD reliability for silicided NMOS transistors

Thermal distribution during destructive pulses in ESD protection devices using a single-shot, two-dimensional interferometric method

A fail-safe ESD protection circuit with 230 fF linear capacitance for high-speed/high-precision 0.18 /spl mu/m CMOS I/O application

75 nm damascene metal gate and high-k integration for advanced CMOS devices

Tunable work function dual metal gate technology for bulk and non-bulk CMOS

Tunable work function molybdenum gate technology for FDSOI-CMOS

Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates

A novel nickel SALICIDE process technology for CMOS devices with sub-40 nm physical gate length

Advanced Si/sub $1-x/Ge_{x}$ source/drain and contact technologies for sub-70 nm CMOS

Sub-30 nm P/sup +/ abrupt junction formation in strained Si/Si/sub 1-x/Ge/sub x/ MOS device

Needs and solutions of future flat panel display for information technology industry

Ultra-thin, high-resolution, flexible electronic ink displays addressed by a-Si active-matrix TFT backplanes on stainless steel foil

Temporal and spatial current stability of the integrated LD-MOSFET/field emission arrays

Organic field emission device integrated with organic transistor

Field electron emission device using silicon nano-wires

A high performance 90nm SOI technology with 0.992 /spl $mu/m^{2}$ 6T-SRAM cell

A functional FinFET-DGCMOS SRAM cell

A highly manufacturable high density embedded SRAM technology for 90 nm CMOS

A novel 0.79 /spl mu/m/sup 2/ SRAM cell by KrF lithography and high performance 90 nm CMOS technology for ultra high speed SRAM

Manufacturable embedded CMOS 6T-SRAM technology with high-k gate dielectric device for system-on-chip applications

High performance 40 nm nMOSFETs with $HfO_{2}$ gate dielectric and polysilicon damascene gate

Dual-metal gate CMOS with $HfO_{2}$ gate dielectric

A sub-400/spl deg/C germanium MOSFET technology with high-/spl kappa/ dielectric and metal gate

High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric

High performance damascene gate CMOSFETs with recessed channel formed by plasma oxidation and etching method (RC-POEM)

Novel low offset voltage diode using asymmetric threshold voltage MONOS-FET for next generation devices demanding low voltage operation

A low on-resistance trench lateral power MOSFET in a 0.6/spl mu/m smart power technology for 20-30 V applications

A 0.25/spl mu/m CMOS based 70V smart power technology with deep trench for high-voltage isolation

Technologies for RF power LDMOSFETs beyond 2 GHz: metal/poly-Si damascene gates and low-loss substrates

Saddle add-on metallisation (SAM) for RF inductor implementation in standard IC interconnects

A broad-band scalable lumped-element inductor model using analytic expressions to incorporate skin effect, substrate loss, and proximity effect

Ferromagnetic RF inductors and transformers for standard CMOS/BiCMOS

Self-assembled out-of-plane high-Q integrated inductors

A VLSI compatible conducting polymer composite based "electronic nose" chip

Fully electronic DNA detection on a CMOS chip: device and process issues

Retinal implant: bridging engineering and medicine

Biomolecular optoelectronic devices and their application to artificial sight

Fully-implantable auditory prostheses: restoring hearing to the profoundly deaf

A predictive reliability model for PMOS bias temperature degradation

NBTI mechanism in ultra-thin gate dielectric - nitrogen-originated mechanism in SiON

Localization of NBTI-induced oxide damage in direct tunneling regime gate oxide pMOSFET using a novel low gate-leakage gated-diode (L/sup 2/-GD) method

Charge trapping in high k gate dielectric stacks

Towards understanding degradation and breakdown of $SiO_{2}/high-k$ stacks

Impact of gate area on plasma charging damage: the "reverse" antenna effect

Variation in natural threshold voltage of NVM circuits due to dopant fluctuations and its impact on reliability

Demonstration of a 4 Mb, high density ferroelectric memory embedded within a 130 nm, 5 LM Cu/FSG logic process

4 Mbit embedded FRAM for high performance System on Chip (SoC) with large switching charge, reliable retention and high imprint resistance

A novel stack capacitor cell for high density FeRAM compatible with CMOS logic

Future 1T1C FRAM technologies for highly reliable, high density FRAM

Fully integrated 64 Kb MRAM with novel reference cell scheme

Polymer gate dielectric pentacene TFTs and circuits on flexible substrates

A new multi-channel dual-gate poly-Si TFT employing excimer laser annealing recrystallization on pre-patterned a-Si thin film

High-performance single-crystalline-silicon TFTs on a non-alkali glass substrate

Modeling of metal-induced-lateral-crystallization mechanism for optimization of high performance thin-film-transistor fabrication

Junction defects of self-aligned, excimer-laser-annealed poly-Si TFTs

Analysis of reliability in low-temperature poly-Si thin film transistors using pico-second time-resolved emission microscope

90 nm generation Cu/CVD low-k (k < 2.5) interconnect technology

Via design and scaling strategy for nanometer scale interconnect technologies

Cost-effective "BARC/resist-via-fill free" integration technology for 0.13 /spl mu/m Cu/low-k

Advanced metal barrier free Cu damascene interconnects with PECVD silicon carbide barriers for 90/65-nm BEOL technology

Cu dual damascene interconnects with in-situ fluorinated carbon-nitride (FCN: -C=N(F)-) barrier layers in low-k organic film

A 90 nm generation copper dual damascene technology with ALD TaN barrier

Fabrication of high quality ultra-thin HfO/sub 2/ gate dielectric MOSFETs using deuterium anneal

Experimental determination of band offset energies between Zr silicate alloy dielectrics and crystalline Si substrates by XAS, XPS and AES and ab initio theory: a new approach to the compositional dependence of direct tunneling currents

Additional scattering effects for mobility degradation in Hf-silicate gate MISFETs

Advanced gate dielectric materials for sub-100 nm CMOS

Hard and soft-breakdown characteristics of ultra-thin HfO/sub 2/ under dynamic and constant voltage stress

Proposed universal relationship between dielectric breakdown and dielectric constant

14 nm gate length CMOSFETs utilizing low thermal budget process with poly-SiGe and Ni salicide

Power-constrained device and technology design for the end of scaling

Lateral extension engineering using nitrogen implantation (N-tub) for high-performance 40-nm pMOSFETs

Device performance of sub-50 nm CMOS with ultra-thin plasma nitrided gate dielectrics

High performance 30 nm bulk CMOS for 65 nm technology node (CMOS5)

Silicon on Depletion Layer FET (SODEL FET) for sub-50 nm high performance CMOS applications: novel channel and S/D profile engineering schemes by selective Si epitaxial growth technology

Novel SOI wafer engineering using low stress and high mobility CMOSFET with <100>-channel for embedded RF/analog applications

0.1 /spl mu/m RFCMOS on high resistivity substrates for system on chip (SOC) applications

AlGaN/GaN HEMTs on SiC operating at 40 GHz

Ka-band 2.3W power AlGaN/GaN heterojunction FET

10 W GaInP/GaAs power HBTs for base station applications

Transistor delay analysis and effective channel velocity extraction in AlGaN/GaN HFETs

Experimental/numerical investigation on current collapse in AlGaN/GaN HEMT's

Improved intermodulation distortion profile of AlGaN/GaN HEMT at high drain bias voltage

Linearity and gain characteristics of AlGaN/GaN HEMTs

The non-equilibrium Green's function (NEGF) formalism: An elementary introduction

Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?

Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors

QDAME simulation of 7.5 nm double-gate Si nFETs with differing access geometries

Study of low field electron transport in ultra-thin single and double-gate SOI MOSFETs

Two-dimensional polysilicon quantum-mechanical effects in double-gate SOI

A study of subband structure and transport of two-dimensional holes in strained-Si p-MOSFETs using full-band modeling

Quantum tunneling and scalability of $HfO_{2}$ and HfAlO gate stacks

True influence of wafer-backside copper contamination during the back-end process on device characteristics

Electromigration reliability of Cu interconnects and effects of low K dielectrics

Mechanical stress measurements in damascene copper interconnects and influence on electromigration parameters

Suppression of stress induced open failures between via and Cu wide line by inserting Ti layer under Ta/TaN barrier

Stress-induced voiding phenomena for an actual CMOS LSI interconnects

Suppression of stress-induced voiding in copper interconnects

Sub 5 ps SiGe bipolar technology

Ultra-high-speed scaled-down self-aligned SEG SiGe HBTs

SiGe HBTs with cut-off frequency of 350 GHz

Novel collector design for high-speed SiGe:C HBTs

Integration of a 0.13-/spl mu/m CMOS and a high performance self-aligned SiGe HBT featuring low base resistance

A flexible, low-cost, high performance SiGe:C BiCMOS process with a one-mask HBT module

Noise performance of a low base resistance 200 GHz SiGe technology

Fabrication and modeling of gigahertz photodetectors in heteroepitaxial Ge-on-Si using a graded buffer layer deposited by low energy plasma enhanced CVD

A novel silicon Geiger-mode avalanche photodiode

Integrated PIN photodiodes in high-performance BiCMOS technology

Trends in CMOS image sensor technology and design

Reset noise suppression in two-dimensional CMOS photodiode pixels through column-based feedback-reset

Active pixel image sensor scale down in 0.18 /spl mu/m CMOS technology

Highly manufacturable 90 nm DRAM technology

A novel robust TiN/AHO/TiN capacitor and CoSi/sub 2/ cell pad structure for 70nm stand-alone and embedded DRAM technology and beyond

Interlayer dielectric (ILD)-related edge channel effect in high density DRAM cell

Ultra-high-performance 0.13-/spl mu/m embedded DRAM technology using $TiN/HfO_{2}/TiN/W$ capacitor and body-slightly-tied SOI

High performance cell technology featuring sub-100nm DRAM with multi-gigabit density

A fully integrated $Al_{2}O_{3}$ trench capacitor DRAM for sub-100 nm technology

A capacitorless double-gate DRAM cell design for high density applications

Effects of nitrogen in HfSiON gate dielectric on the electrical and thermal characteristics

Improved current performance of CMOSFETs with nitrogen incorporated $HfO_{2}-Al_{2}O_{3}$ laminate gate dielectric

Thermally stable CVD HfO/sub x/N/sub y/ advanced gate dielectrics with poly-Si gate electrode

Ultra-thin $(T_{eff}^{inv}$ = 1.7 nm) poly-Si-gated $SiN/HfO_{2}/SiON$ high-k stack dielectrics with high thermal stability (1050/spl deg/C)

Nitrogen concentration effects and performance improvement of MOSFETs using thermally stable HfO/sub x/N/sub y/ gate dielectrics

Nitride-sandwiched-oxide gate insulator for low power CMOS

Modeling of ultrahighly doped shallow junctions for aggressively scaled CMOS

A physics based approach to ultra-shallow p/sup +/-junction formation at the 32 nm node

Fluorine diffusion: models and experiments

Characterization of 2D dopant profile in L/sub eff/ /spl sim/ 20 nm MOSFETs by inverse modeling with precise /spl part/C//spl part/V, /spl part/V/sub th///spl part/V-L measurement

A feature scale model for trench capacitor etch rate and profile

Advancement of MEMS into RF-filter applications

Experimental characterization of stiction due to charging in RF MEMS

Microfabricated near-field scanning microwave probes

A CMOS magnetic latch with extremely high resolution

An organic optical bistable switch

A 2 Gb NAND flash memory with 0.044 /spl mu/m/sup 2/ cell size using 90 nm flash technology

Electronic switching effect in phase-change memory cells

An embedded 90 nm SONOS nonvolatile memory utilizing hot electron programming and uniform tunnel erase

PHINES: a novel low power program/erase, small pitch, 2-bit per cell flash memory

100-Gbit/s logic IC using 0.1-/spl mu/m-gate-length InAlAs/InGaAs/InP HEMTs

High-capacitance $Cu/Ta_{2}O_{5}/Cu$ MIM structure for SoC applications featuring a single-mask add-on process

Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication

Performance enhancement on sub-70 nm strained silicon SOI MOSFETs on ultra-thin thermally mixed strained silicon/SiGe on insulator (TM-SGOI) substrate with raised S/D

15-nm-thick Si channel wall vertical double-gate MOSFET

10-MB/s multi-level programming of Gb-scale flash memory enabled by new AG-AND cell technology

Epitaxial $SrTiO_{3}$ on silicon with EOT of 5.4 /spl Aring/ for MOS gate dielectric applications

International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)

International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)

International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318)

International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217)

International Electron Devices Meeting. IEDM Technical Digest

International Electron Devices Meeting. Technical Digest

Proceedings of International Electron Devices Meeting

Proceedings of 1994 IEEE International Electron Devices Meeting

Proceedings of IEEE International Electron Devices Meeting

1992 International Technical Digest on Electron Devices Meeting

International Electron Devices Meeting 1991 [Technical Digest]

International Technical Digest on Electron Devices

International Technical Digest on Electron Devices Meeting

Technical Digest., International Electron Devices Meeting

1987 International Electron Devices Meeting

1986 International Electron Devices Meeting

1985 International Electron Devices Meeting

1984 International Electron Devices Meeting

1983 International Electron Devices Meeting

1982 International Electron Devices Meeting

1981 International Electron Devices Meeting

1980 International Electron Devices Meeting

1979 International Electron Devices Meeting

1978 International Electron Devices Meeting

1977 International Electron Devices Meeting

1976 International Electron Devices Meeting

1975 International Electron Devices Meeting

1974 International Electron Devices Meeting (IEDM)

1973 International Electron Devices Meeting

1972 International Electron Devices Meeting

1971 International Electron Devices Meeting

1970 International Electron Devices Meeting

1969 International Electron Devices Meeting

1968 International Electron Devices Meeting

1967 International Electron Devices Meeting

1966 International Electron Devices Meeting

1965 International Electron Devices Meeting

1964 International Electron Devices Meeting

1963 International Electron Devices Meeting

1962 International Electron Devices Meeting

1961 International Electron Devices Meeting

1960 International Electron Devices Meeting

1959 International Electron Devices Meeting

1957 International Electron Devices Meeting

1956 International Electron Devices Meeting

1955 International Electron Devices Meeting

Compact modelling of cyclostationary noise in semiconductor devices: a critical discussion

Content Provider	IEEE Xplore Digital Library
Author	Bonani, F. Donati Guerrieri, S. Ghione, G.
Copyright Year	2002
Description	Author affiliation: Dipt. di Elettronica, Politeenico di Torino, Italy (Bonani, F.; Donati Guerrieri, S.; Ghione, G.)
Abstract	Available techniques for the determination of compact cyclostationary noise models starting from the modulation of small-signal, stationary noise models are described and compared in a critical discussion. Two modulation approaches are considered, and their results are checked against physics-based noise simulations for two simple devices, showing that device-dependent strategies and careful comparison with experimental results are necessary for devising accurate models.
Sponsorship	Electron. Devices Soc. IEEE
Starting Page	133
Ending Page	136
File Size	265004
Page Count	4
File Format	PDF
ISBN	0780374622
DOI	10.1109/IEDM.2002.1175796
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-12-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Semiconductor device noise Semiconductor devices Circuit noise Noise level Colored noise White noise Fluctuations Filtering Frequency modulation Active noise reduction
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in