NDLI: On chip implementation of an OCR algorithm for musical notation

Content Provider	IEEE Xplore Digital Library
Author	Yakobov, V. Mash, L. Thirer, N.
Copyright Year	2010
Description	Author affiliation: HIT - Holon Institute of Technology (Thirer, N.) \|\| Intel (Mash, L.) \|\| Nice (Yakobov, V.)
Abstract	Many of the OCR (Optical Character Recognition) systems are software solutions, based on PC or network based services. Hardware or embedded types of OCR systems, implemented in scanners, suffer from poor algorithm flexibility. The reasons of this situation are the cost and the time needed to design flexible hardware based system. The purpose of this work is to develop a simple algorithm for a standalone embedded OCR system for musical notes, based on an ALTERA FPGA development board. An innovative approach is to link between the theoretical, "high level" algorithm development and the solution implementation (at "low level"), by use the TRIZ principles. Thus the Embedded MATLAB is used as the same tool for both tasks: the development of an algorithm to solve the problem and the implementation of this algorithm to an appropriate hardware platform. The algorithm is based on a features' extraction method. Each token (a musical note) is defined by a simple set of features: as height, width, number of vertical lines, black line length at different horizontal lines. The classification is done by using the Maximum Likelihood (ML) method with some modifications. Thus, the calculation of the well known correlation coefficient between the wordbook and the tested token is done so fewer multiply operations are needed. Also, for the vectors' normalization, instead of dividing by vectors' norm, a multiplication by an extracted feature (the distance between staff lines) is done and thus fewer divide operations are needed. The use of integers, everywhere is possible, reduces the algorithm's execution time. For a hardware implementation of the algorithm, a DE2–70 ALTERA FPGA development board was used, with the customized NIOS II, 32-bit CPU. Using a NIOS II based CPU and peripherals a flexible system was developed in a short time. After testing and tuning the algorithm, to reduce the development time, instead of manual rewriting the whole code in C, the embedded MATLAB Coder (EMLC) was used to deploy the algorithm to the target CPU, configured in the FPGA device. The results confirm our method. The algorithm is zoom independent and a 92%-95% of successful recognition was achieved. The algorithm's running on a 50 MHz Cyclone II FPGA with a small NIOS II CPU was 180 times faster than the running on a PC with a 2 GHz CPU.
Starting Page	000581
Ending Page	000584
File Size	119837
Page Count	4
File Format	PDF
ISBN	9781424486816
e-ISBN	9781424486823
DOI	10.1109/EEEI.2010.5662153
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-17
Publisher Place	Israel
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Optical character recognition software Hardware Classification algorithms Support vector machine classification Algorithm design and analysis Feature extraction
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

GANGLION-a fast field-programmable gate array implementation of a connectionist classifier

A novel hardware algorithm for real-time image recognition based on real AdaBoost classification

Invited paper: Adapting algorithms for hardware implementation

Review of hardware implementation of Speech-To-Text Engine for Jawi Character

A novel OCR system for calculating handwritten persian arithmetic expressions

A Feature Extraction Chip for High Speed OCR

Automatic Number Plate Recognition on FPGA

Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units

Software implementation of the OSIRIS iris recognition algorithm in FPGA

On chip implementation of an OCR algorithm for musical notation

Similar Documents

GANGLION-a fast field-programmable gate array implementation of a connectionist classifier

A novel hardware algorithm for real-time image recognition based on real AdaBoost classification

Invited paper: Adapting algorithms for hardware implementation

Review of hardware implementation of Speech-To-Text Engine for Jawi Character

A novel OCR system for calculating handwritten persian arithmetic expressions

A Feature Extraction Chip for High Speed OCR

Automatic Number Plate Recognition on FPGA

Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units

Software implementation of the OSIRIS iris recognition algorithm in FPGA

On chip implementation of an OCR algorithm for musical notation