NDLI: Functional Test-Case Generation by a Control Transaction Graph for TLM Verification

Content Provider	IEEE Xplore Digital Library
Author	Kakoee, M.R. Neishaburi, M.H. MohammadI, S.
Copyright Year	2007
Description	Author affiliation: Azad Univ., Tehran, Iran (Kakoee, M.R.)
Abstract	Transaction level modeling allows exploring several SoC design architectures leading to better performance and easier verification of the final product. Test cases play an important role in determining the quality of a design. Inadequate test-cases may cause bugs to remain after verification. Although TLM expedites the verification of a hardware design, the problem of having high coverage test cases remains unsettled at this level of abstraction. In this paper, first, in order to generate test-cases for a TL model we present a Control-Transaction Graph (CTG) describing the behavior of a TL Model. A Control Graph is a control flow graph of a module in the design and Transactions represent the interactions such as synchronization between the modules. Second, we define dependent paths (DePaths) on the CTG as test-cases for a transaction level model. The generated DePaths can find some communication errors in simulation and detect unreachable statements concerning interactions. We also give coverage metrics for a TL model to measure the quality of the generated test-cases. Finally, we apply our method on the SystemC model of AMBA-AHB bus as a case study and generate test-cases based on the CTG of this model.
Starting Page	157
Ending Page	164
File Size	592057
Page Count	8
File Format	PDF
ISBN	9780769529783
DOI	10.1109/DSD.2007.4341464
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-08-29
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System testing Computer bugs Hardware Communication system control System-level design Costs Software testing Electronic design automation and methodology Computer architecture Flow graphs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hybrid, Incremental Assertion-Based Verification for TLM Design Flows

"Plug & Test" at System Level via Testable TLM Primitives

Functional qualification of TLM verification

Transaction Level Modeling for Early Verification on Embedded System Design

Design and implementation of test-case generation for concurrent programs

Functional testing approaches for “BIFST-able” tlm_fifo

High level functional verification closure

A TLM Design for Verification Methodology

7.3 systemc transaction level models and rtl verification.

Functional Test-Case Generation by a Control Transaction Graph for TLM Verification

Similar Documents

Hybrid, Incremental Assertion-Based Verification for TLM Design Flows

"Plug & Test" at System Level via Testable TLM Primitives

Functional qualification of TLM verification

Transaction Level Modeling for Early Verification on Embedded System Design

Design and implementation of test-case generation for concurrent programs

Functional testing approaches for “BIFST-able” tlm_fifo

High level functional verification closure

A TLM Design for Verification Methodology

7.3 systemc transaction level models and rtl verification.

Functional Test-Case Generation by a Control Transaction Graph for TLM Verification