NDLI: A robust constraint solving framework for multiple constraint sets in Constrained Random Verification

Content Provider	IEEE Xplore Digital Library
Author	Bo-Han Wu Chung-Yang Huang
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan (Bo-Han Wu; Chung-Yang Huang)
Abstract	To verify system-wide properties on SoC designs in Constrained Random Verification (CRV), the default set of constraints to generate patterns could be overridden frequently through the complex testbench. It usually results in the degradation of pattern generation speed because of low hit-rate problems. In this paper, we propose a technique to preprocess the solution space under each constraint set. Regarding the similarity between constraint sets, the infeasible subspaces under a constraint set help identify the infeasible subspaces under another constraint set. The profiled results under each constraint set are then stored in a distinct range-splitting tree (RS-Tree). These trees accelerate pattern generation under multiple constraint sets and, simultaneously, ensure the produced patterns are evenly-distributed. In our experiments, our framework achieved 10X faster pattern generation speed than a state-of-art tool in average.
Starting Page	1
Ending Page	7
File Size	769412
Page Count	7
File Format	PDF
ISBN	9781450320719
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-05-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Runtime Estimation Acceleration Legged locomotion Inference algorithms System-on-chip Degradation Constrained Random Verification (CRV) Functional Verification
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A robust constraint solving framework for multiple constraint sets in constrained random verification

Ordered Multi-variable Multi-constrained Distributed Constraint Optimization Framework

Functional verification of EPA chip

A framework for constrained functional verification (2003)

Faster coverage closure: Runtime guidance of Constrained Random stimuli by collected

Constraint random stimuli and functional coverage on mixed signal verification

A technique for estimating the difficulty of a formal verification problem

Solving SAT-encoded Formal Verification Problems on SoC Based on a WSAT Algorithm with a New Heuristic for Hardware Acceleration

Runtime Verification of k-Mutual Exclusion for SoCs

A robust constraint solving framework for multiple constraint sets in Constrained Random Verification

Similar Documents

A robust constraint solving framework for multiple constraint sets in constrained random verification

Ordered Multi-variable Multi-constrained Distributed Constraint Optimization Framework

Functional verification of EPA chip

A framework for constrained functional verification (2003)

Faster coverage closure: Runtime guidance of Constrained Random stimuli by collected

Constraint random stimuli and functional coverage on mixed signal verification

A technique for estimating the difficulty of a formal verification problem

Solving SAT-encoded Formal Verification Problems on SoC Based on a WSAT Algorithm with a New Heuristic for Hardware Acceleration

Runtime Verification of k-Mutual Exclusion for SoCs

A robust constraint solving framework for multiple constraint sets in Constrained Random Verification