NDLI: 21st century digital design tools

Content Provider	IEEE Xplore Digital Library
Author	Dally, W.J. Malachowsky, C. Keckler, S.W.
Copyright Year	2013
Description	Author affiliation: NVIDIA, Santa Clara, CA, USA (Dally, W.J.; Malachowsky, C.; Keckler, S.W.)
Abstract	Most chips today are designed with 20th century CAD tools. These tools, and the abstractions they are based on, were originally intended to handle designs of millions of gates or less. They are not up to the task of handling today's billion-gate designs. The result is months of delay and considerable labor from final RTL to tapeout. Surprises in timing closure, global congestion, and power consumption are common. Even taking an existing design to a new process node is a time-consuming and laborious process. Twenty-first century CAD tools should be based on higher-level abstractions to enable billion-gate chips to go from final RTL to tapeout in days, not months. Key to attaining this increase in productivity is raising the level of design and using simple, standard interfaces. Designs should be composed from high-level modules - processors, MODEMs, CODECs, memory subsystems, and I/O subsystems - rather than gates and flip-flops. Each module, which we expect to contain 100 thousand to 10 million gates, is easily laid out by today's tools, is placed as a unit, and communicates over a NoC via a standard interface. Restricting modules to standard sizes and aspect ratios further simplifies physical design. We expect even a large chip to contain at most a few thousand such modules and expect the physical design and chip-assembly to take a few days with minimal labor after completion of the module-level design.
Starting Page	1
Ending Page	6
File Size	180682
Page Count	6
File Format	PDF
ISBN	9781450320719
ISSN	0738100X
DOI	10.1145/2463209.2488850
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-05-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Standards Wiring Tiles System-on-chip Synchronization Logic gates Digital design Design automation NoC Chiplet Modularity
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

21st century digital design tools

Universal on-chip communication channel

Performance measurements of synchronization mechanisms on 16PE NOC based multi-core with dedicated synchronization and data NOC

Route packets, not wires: on-chip interconnection networks

CLOVER: a timing constraints verification system

Cost Evaluation of Three-Dimensional Network-on-Chip

A system level synthesis framework for computer architectures

A new FIFO design enabling fully-synchronous on-chip data communication network

Design of multi-channel wireless NoC to improve on-chip communication capacity!

21st century digital design tools

Similar Documents

21st century digital design tools

Universal on-chip communication channel

Performance measurements of synchronization mechanisms on 16PE NOC based multi-core with dedicated synchronization and data NOC

Route packets, not wires: on-chip interconnection networks

CLOVER: a timing constraints verification system

Cost Evaluation of Three-Dimensional Network-on-Chip

A system level synthesis framework for computer architectures

A new FIFO design enabling fully-synchronous on-chip data communication network

Design of multi-channel wireless NoC to improve on-chip communication capacity!

21st century digital design tools