NDLI: Reduced-order modeling of Markov and hidden Markov processes via aggregation

Content Provider	IEEE Xplore Digital Library
Author	Vidyasagar, M.
Copyright Year	2010
Description	Author affiliation: Erik Jonsson School of Engineering & Computer Science, University of Texas at Dallas, 800 W. Campbell Road, Richardson, 75080, USA (Vidyasagar, M.)
Abstract	In this paper we study the problem of approximating a Markov process with a large number of states by another one with fewer states. While there are many ways to do this, we focus on a method known as ‘aggregation’, that is, combining states of the original Markov process in an attempt to reduce the size of the state space. The problem of ‘optimal’ aggregation is formulated as one of minimizing the relative entropy rate between the two Markov processes, using the results in a companion paper. An exact solution to the optimization problem is intractable, as it requires one to solve a combinatorial optimization problem. As an alternative, we present a heuristic that is quite feasible and produces sub-optimal aggregations. The same approach is then extended to hidden Markov models. At present there is no closed-form formula for the relative entropy rate (or Kullback-Leibler) divergence rate between two hidden Markov processes. Hence we study instead the joint state and output process, which is Markov, and aggregate that instead. In such an approach, the resulting aggregated process is in general not a joint process, and even if it is, it is not a hidden Markov process. So we suggest a procedure for ensuring that the aggregated process is indeed a hidden Markov process.
Starting Page	1810
Ending Page	1815
File Size	260067
Page Count	6
File Format	PDF
ISBN	9781424477456
ISSN	07431546
e-ISBN	9781424477463
DOI	10.1109/CDC.2010.5717206
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Variable speed drives
Content Type	Text
Resource Type	Article
Subject	Control and Optimization Control and Systems Engineering Modeling and Simulation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in